EEWORLDEEWORLDEEWORLD

Part Number

Search

72V273L6PFG8

Description
first in first out
Categorysemiconductor    Memory IC    First in first out   
File Size309KB,46 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric Compare View All

72V273L6PFG8 Online Shopping

Suppliers Part Number Price MOQ In stock  
72V273L6PFG8 - - View Buy Now

72V273L6PFG8 Overview

first in first out

72V273L6PFG8 Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology, Inc.)
Product Categoryfirst in first out
Data bus width9 bit, 18 bit
bus orientationUnidirectional
storage288 kbit
Timing typeSynchronous
organize16 k x 18, 32 k x 9
Number of circuits1
maximum clock frequency166 MHz
interview time4 ns
Supply voltage - max.3.45 V
Supply voltage - min.3.15 V
Supply current—max.30 mA, 35 mA
Minimum operating temperature0 C
Maximum operating temperature+ 70 C
Package/boxTQFP-80
EncapsulationReel
series72V273
Installation styleSMD/SMT
Factory packaging quantity750
3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO
512 x 18/1,024 x 9, 1,024 x 18/2,048 x 9
IDT72V223, IDT72V233
IDT72V243, IDT72V253
2,048 x 18/4,096 x 9, 4,096 x 18/8,192 x 9
IDT72V263, IDT72V273
8,192 x 18/16,384 x 9, 16,384 x 18/32,768 x 9
IDT72V283, IDT72V293
32,768 x 18/65,536 x 9, 65,536 x 18/131,072 x 9
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
FEATURES:
Choose among the following memory organizations:
IDT72V223
512 x 18/1,024 x 9
IDT72V233
1,024 x 18/2,048 x 9
IDT72V243
2,048 x 18/4,096 x 9
IDT72V253
4,096 x 18/8,192 x 9
IDT72V263
8,192 x 18/16,384 x 9
IDT72V273
16,384 x 18/32,768 x 9
IDT72V283
32,768 x 18/65,536 x 9
IDT72V293
65,536 x 18/131,072 x 9
Functionally compatible with the IDT72V255LA/72V265LA and
IDT72V275/72V285 SuperSync FIFOs
Up to 166 MHz Operation of the Clocks
User selectable Asynchronous read and/or write ports (BGA Only)
User selectable input and output port bus-sizing
- x9 in to x9 out
- x9 in to x18 out
- x18 in to x9 out
- x18 in to x18 out
Pin to Pin compatible to the higher density of IDT72V2103/72V2113
Big-Endian/Little-Endian user selectable byte representation
5V tolerant inputs
Fixed, low first word latency
Zero latency retransmit
Auto power down minimizes standby power consumption
Master Reset clears entire FIFO
Partial Reset clears data, but retains programmable settings
Empty, Full and Half-Full flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags, each flag can
default to one of eight preselected offsets
Selectable synchronous/asynchronous timing modes for Almost-
Empty and Almost-Full flags
Program programmable flags by either serial or parallel means
Select IDT Standard timing (using
EF
and
FF
flags) or First Word
Fall Through timing (using
OR
and
IR
flags)
Output enable puts data outputs into high impedance state
Easily expandable in depth and width
JTAG port, provided for Boundary Scan function (BGA Only)
Independent Read and Write Clocks (permit reading and writing
simultaneously)
Available in a 80-pin Thin Quad Flat Pack (TQFP) or a 100-pin Ball
Grid Array (BGA) (with additional features)
High-performance submicron CMOS technology
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
FUNCTIONAL BLOCK DIAGRAM
*Available on the
BGA package only.
D
0
-D
n
(x9 or x18)
WEN
WCLK/WR
*
INPUT REGISTER
LD SEN
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF
FWFT/SI
PFM
FSEL0
FSEL1
*
ASYW
WRITE CONTROL
LOGIC
WRITE POINTER
RAM ARRAY
512 x 18 or 1,024 x 9
1,024 x 18 or 2,048 x 9
2,048 x 18 or 4,096 x 9
4,096 x 18 or 8,192 x 9
8,192 x 18 or 16,384 x 9
16,384 x 18 or 32,768 x 9
32,768 x 18 or 65,536 x 9
65,536 x 18 or 131,072 x 9
FLAG
LOGIC
READ POINTER
BE
IP
IW
OW
MRS
PRS
TCK
*
TRST
*
TMS
**
TDI
*
TDO
CONTROL
LOGIC
BUS
CONFIGURATION
RESET
LOGIC
OUTPUT REGISTER
READ
CONTROL
LOGIC
RT
RM
ASYR
*
RCLK/RD
JTAG CONTROL
(BOUNDARY SCAN)
*
OE
Q
0
-Q
n
(x9 or x18)
REN
*
4666 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync II FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©2018
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
MARCH 2018
DSC-4666/18

72V273L6PFG8 Related Products

72V273L6PFG8 72V263L6PFG8 72V283L6PFG8 72V283L6PFG
Description first in first out first in first out first in first out first in first out
Maker IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
Product Category first in first out first in first out first in first out first in first out
Data bus width 9 bit, 18 bit 9 bit, 18 bit 9 bit, 18 bit 9 bit, 18 bit
bus orientation Unidirectional Unidirectional Unidirectional Unidirectional
storage 288 kbit 144 kbit 576 kbit 576 kbit
Timing type Synchronous Synchronous Synchronous Synchronous
organize 16 k x 18, 32 k x 9 8 k x 18, 16 k x 9 32 k x 18, 64 k x 9 32 k x 18, 64 k x 9
Number of circuits 1 1 1 1
maximum clock frequency 166 MHz 166 MHz 166 MHz 166 MHz
interview time 4 ns 4 ns 4 ns 4 ns
Supply voltage - max. 3.45 V 3.45 V 3.45 V 3.45 V
Supply voltage - min. 3.15 V 3.15 V 3.15 V 3.15 V
Supply current—max. 30 mA, 35 mA 30 mA, 35 mA 30 mA, 35 mA 30 mA, 35 mA
Minimum operating temperature 0 C 0 C 0 C 0 C
Maximum operating temperature + 70 C + 70 C + 70 C + 70 C
Package/box TQFP-80 TQFP-80 TQFP-80 TQFP-80
Encapsulation Reel Reel Reel Tray
series 72V273 72V263 72V283 72V283
Installation style SMD/SMT SMD/SMT SMD/SMT SMD/SMT
Factory packaging quantity 750 750 750 5
R7F0C80212 kit trial development environment construction 2---code automatic generation tool code generator
[i=s]This post was last edited by yang_alex on 2014-9-8 08:05[/i] Development Environment Construction for R7F0C80212 Kit Trial 2 --- Code Generator I have seen several automatic code generators from ...
yang_alex Renesas Electronics MCUs
How to set up GPRS modem dial-up in Windows XP?
Under Windows XP, I have a GPRS modem connected via a serial port. At the same time, there is a phone modem on the PC. Every time I set "connect using a dial-up modem", the phone modem is always autom...
lemonnofeeling Embedded System
How to set ADC reference voltage?
The ADC gets the voltage value of a certain point, the range is only 0~1.65v, isn't the internal reference voltage of M4 3.3v? I used ADCReferenceSet (ADC0_BASE,ADC_REF_INT); but the result is useless...
G_Masker Microcontroller MCU
[Ufun learning part 1] unboxing and SWD debugging
I just returned to school a few days ago, and the courier kept urging me to deliver the board. If I came back a few days later, this cute little board would have to say goodbye to me. I couldn't wait ...
shannon2014 stm32/stm8
Design of heterogeneous pads in AD9
As shown below, QFN-10 package, center thermal pad. The heterogeneous pad cannot be drawn. In PCB, use wire to draw the shape, and then convert it to region. When copied to the package editing interfa...
呜呼哀哉 PCB Design
Help
I am using the ordinary I/O of the microcontroller to simulate IIC, writing one byte to the E2PROM, and then reading it out for verification. It works, but there is an error. I don't know if it is a r...
gaorenxiang MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 510  406  186  1130  1083  11  9  4  23  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号