EEWORLDEEWORLDEEWORLD

Part Number

Search

Si5332E-D-GM1

Description
Clock generator and supporting products Base/blank prototyping device: 6-output, INT+FRAC, 5MHz - 312.5MHz, embedded ref crystal
Categorysemiconductor    The clock and timer IC    The clock generator and supporting products   
File Size1MB,72 Pages
ManufacturerSilicon Labs
Websitehttps://www.silabs.com
Environmental Compliance
Download Datasheet Parametric View All

Si5332E-D-GM1 Online Shopping

Suppliers Part Number Price MOQ In stock  
Si5332E-D-GM1 - - View Buy Now

Si5332E-D-GM1 Overview

Clock generator and supporting products Base/blank prototyping device: 6-output, INT+FRAC, 5MHz - 312.5MHz, embedded ref crystal

Si5332E-D-GM1 Parametric

Parameter NameAttribute value
MakerSilicon Labs
Product CategoryClock generators and supporting products
seriesSi5332
typeClock Generators
Maximum input frequency250 MHz
Maximum output frequency312.5 MHz
Number of outputs6 Output
Duty Cycle - Max60 %
Working power voltage1.8 V, 2.5 V, 3.3 V
Working power current45 mA
Minimum operating temperature- 40 C
Maximum operating temperature+ 85 C
Installation styleSMD/SMT
Package/boxQFN-32
Output typeHCSL, LVCMOS, LVDS, LVPECL
productClocks
beat230 fs
Supply voltage - max.3.63 V
Supply voltage - min.1.71 V
Si5332 Data Sheet
6/8/12-Output Any-Frequency Clock Generator
KEY FEATURES
Based on Silicon Labs proprietary
flexible frequency synthesis technology,
the Si5332 generates any combination of output frequencies with excellent jitter perfor-
mance (190 fs rms). The device's highly flexible architecture enables a single device to
generate a wide range of integer and non-integer related frequencies on up to 12 differ-
ential clock outputs with 0 ppm frequency synthesis error. The device offers multiple
banks of outputs that can each be tied to independent voltages, enabling usage in
mixed-supply applications. Further, the signal format of each clock output is user-config-
urable. Given its frequency, format, and supply voltage flexibility, the Si5332 is ideally
suited to replace multiple clock ICs and oscillators with a single device.
The Si5332 is quickly and easily configured using ClockBuilder
software. Clock-
Builder Pro assigns a custom part number for each unique configuration. Devices
ordered with custom part numbers are factory-programmed free of charge, making it
easy to get a custom clock uniquely tailored for each application. Si5332 can also be
programmed via an I2C serial interface.
Pro
MultiSynth
• Any-Frequency 6/8/12-output
programmable clock generators
• Offered in three different package sizes,
supporting different combinations of output
clocks and user configurable hardware
input pins
• 32-pin QFN, up to 6 outputs
• 40-pin QFN, up to 8 outputs
• 48-pin QFN, up to 12 outputs
• MultiSynth technology enables any-
frequency synthesis on any output up to
250 MHz
• Highly configurable output path featuring a
cross point mux
• Up to three independent fractional
synthesis output paths
• Up to five independent integer dividers
• Embedded 50 MHz crystal option
Applications:
Servers, Storage, Search Acceleration
Ethernet Switches, Routers
Small Cells, Mobile Backhaul/Fronthaul
Print Imaging
Communications
Broadcast Video
Test and Measurement
Industrial, Embedded Computing
• Input frequency range:
• External crystal: 16 to 50 MHz
• Differential clock: 10 to 250 MHz
• LVCMOS clock: 10 to 170 MHz
• Output frequency range:
• Differential: 5 to 333.33 MHz
• LVCMOS: 5 to 170 MHz
• User-configurable clock output signal
format per output: LVDS, LVPECL, HCSL,
LVCMOS
• Multi-profile configuration support
• Temperature range: –40 to +85 °C
• Down and center spread spectrum
• RoHS-6 compliant
Si5332 Family Reference Manual
silabs.com
| Building a more connected world.
Rev. 1.1
The duty cycle of dsPIC is different from what you think
Assume that PTPER = 74, PDC1 = 20, the duty cycle is not 20/74, but 10/74. What's going on?...
kenan6615 Microchip MCU
OP07 Zero Adjustment
I've been debugging OP07 recently, but the first step of zero adjustment is very unstable. I don't know why. Sometimes it can reach 0, but sometimes it can only reach about 200mv. The circuit is modif...
yanzhao1983 Analog electronics
Regarding the random problem of LVDS reception, please help
The ALTLVDS receiving module that comes with QUARTUS used to run very stably, but a recent batch of boards had problems. There were some erroneous data in the data reception of an AD chip . At present...
eeleader FPGA/CPLD
802.11n can also be learned in this way
[b]There are so many things to learn about wireless, what should I do? ? [/b] [b][color=#0000ff]You only need to focus on these few points[/color][/b] DAC -> RF -> antenna -> AMP -> ADC, wireless, thi...
5525 RF/Wirelessly
I'm curious, can you still see those two-wheeled electric balance bikes in Beijing?
I just saw the news that Doug Field, vice president of product design, has left Apple to join Tesla. I thought of the Segway, a two-wheeled electric balance bike that Doug once helped design. It seems...
wangfuchong Talking
【Altera SoC】Booting the system from FPGA
[i=s] Posted by chenzhufly on 2015-2-22 2:53 PM [/i] Size: [size=14px][url=http://www.alterawiki.com/wiki/SocBootFromFPGA]http://www.alterawiki.com/wiki/SocBootFromFPGA[/url][/size] [b]SocBootFromFPGA...
chenzhufly FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 932  732  1646  1450  1004  19  15  34  30  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号