S29GL512T11DHB020 datasheet, PDF

Datasheet> All Categories > semiconductor> Memory IC> NOR flash memory> S29GL512T11DHB020

S29GL512T11DHB020: DescriptionNOR flash memory IC 512 Mb FLASH MEMORY; Categorysemiconductor Memory IC NOR flash memory; File Size2MB，106 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric View All

S29GL512T11DHB020 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	S29GL512T11DHB020	-	-	View	Buy Now

S29GL512T11DHB020 Overview

NOR flash memory IC 512 Mb FLASH MEMORY

S29GL512T11DHB020 Parametric

Parameter Name	Attribute value
Maker	Cypress Semiconductor
Product Category	NOR flash memory
series	S29GL512T
Encapsulation	Tray
storage type	NOR
Factory packaging quantity	260

Preview

Download Datasheet

View All

S29GL01GT/S29GL512T

1 Gbit (128 Mbyte), 512 Mbit (64 Mbyte)

GL-T MirrorBit

Eclipse™ Flash

General Description

The Cypress

S29GL01GT/512T are MirrorBit

Eclipse™ flash products fabricated on 45 nm process technology. These devices

offer a fast page access time as fast as 15 ns, with a corresponding random access time as fast as 100 ns. They feature a Write

Buffer that allows a maximum of 256 words/512 bytes to be programmed in one operation, resulting in faster effective programming

time than standard programming algorithms. This makes these devices ideal for today’s embedded applications that require higher

density, better performance, and lower power consumption.

Distinctive Characteristics



45 nm MirrorBit Eclipse Technology



Single supply (V

) for read / program / erase (2.7 V to

3.6 V)



Versatile I/O feature

– Wide I/O voltage range (V

): 1.65 V to V



x8/x16 data bus



Asynchronous 32-byte Page read



512-byte Programming Buffer

– Programming in Page multiples, up to a maximum of 512

bytes



Single word and multiple program on same word options



Automatic Error Checking and Correction (ECC) — internal

hardware ECC with single bit error correction



Sector Erase

– Uniform 128-kbyte sectors



Suspend and Resume commands for Program and Erase

operations



Status Register, Data Polling, and Ready/Busy pin methods

to determine device status



Advanced Sector Protection (ASP)

– Volatile and non-volatile protection methods for each

sector



Separate 2048-byte One Time Program (OTP) array

– Four lockable regions (SSR0 - SSR3)

– SSR0 is Factory Locked

– SSR3 is Password Read Protect



Common Flash Interface (CFI) parameter table



Temperature Range / Grade:

– Industrial (40 °C to +85 °C)

– Industrial Plus (40 °C to +105 °C)

– Extended (40 °C to +125 °C)

– Automotive, AEC-Q100 Grade 3 (–40 °C to +85 °C)

– Automotive, AEC-Q100 Grade 2 (–40 °C to +105 °C)



100,000 Program / Erase Cycles



20-year data retention



Packaging Options

– 56-pin TSOP

– 64-ball LAA Fortified BGA, 13 mm



11 mm

– 64-ball LAE Fortified BGA, 9 mm



9 mm

– 56-ball VBU Fortified BGA, 9 mm



7 mm

Cypress Semiconductor Corporation

Document Number: 002-00247 Rev. *I

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised May 24, 2017

S29GL01GT/S29GL512T

Table 1.1 S29GL-T Address Map

x16

Type

Address within Page

Address within Write Buffer

Page

Write-Buffer-Line

Sector

Count

256

4096 per Sector

256 per Sector

1024 (1 Gb)

512 (512 Mb)

Addresses

A3–A0

A7–A0

A15–A4

A15–A8

Amax–A16

Count

512

4096 per Sector

256 per Sector

1024 (1 Gb)

512 (512 Mb)

Addresses

A3–A1

A7–A1

A15–A4

A15–A8

Amax–A16

The device control logic is subdivided into two parallel operating sections, the Host Interface Controller (HIC) and the Embedded

Algorithm Controller (EAC). HIC monitors signal levels on the device inputs and drives outputs as needed to complete read and write

data transfers with the host system. HIC delivers data from the currently entered address space on read transfers; places write

transfer address and data information into the EAC command memory; notifies the EAC of power transition, hardware reset, and

write transfers. The EAC looks in the command memory, after a write transfer, for legal command sequences and performs the

related Embedded Algorithms.

Changing the non-volatile data in the memory array requires a complex sequence of operations that are called Embedded

Algorithms (EA). The algorithms are managed entirely by the device internal EAC. The main algorithms perform programming and

erase of the main array data. The host system writes command codes to the flash device address space. The EAC receives the

commands, performs all the necessary steps to complete the command, and provides status information during the progress of an

EA.

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (High) to a logic 0 (Low). Only an Erase operation

is able to change a 0 to a 1. An erase operation must be performed on an entire 128-kbyte aligned and length group of data call a

Sector. When shipped from Cypress all Sectors are erased.

Programming is done via a 512-byte Write Buffer. In x16 it is possible to write from 1 to 256 words, anywhere within the Write Buffer

before starting a programming operation. Within the flash memory array, each 512-byte aligned group of 512 bytes is called a Line.

In x8 it is possible to write from 1 to 256 bytes, anywhere within the Write Buffer before starting a program operation. A programming

operation transfers volatile data from the Write Buffer to a non-volatile memory array Line. The operation is called Write Buffer

Programming.

As the device transfers each 32-byte aligned page of data that was loaded into the Write buffer to the 512-byte Flash array line,

internal logic programs an ECC Code for the Page into a portion of the memory array not visible to the host system software. The

internal logic checks the ECC information during the initial access of every array read operation. If needed, the ECC information

corrects a one bit error during the initial access time.

The Write Buffer is filled with 1’s after reset or the completion of any operation using the Write Buffer. Any locations not written to a 0

by a Write to Buffer command are by default still filled with 1’s. Any 1’s in the Write Buffer do not affect data in the memory array

during a programming operation.

As each Page of data that was loaded into the Write Buffer is transferred to a memory array Line.

Sectors may be individually protected from program and erase operations by the Advanced Sector Protection (ASP) feature set.

ASP provides several, hardware and software controlled, volatile and non-volatile, methods to select which sectors are protected

from program and erase operations.

Document Number: 002-00247 Rev. *I

Page 5 of 105

Recommended Resources

Is the power supply system easy to manage?

CD4511 digital tube driver wiring circuit diagram

The fourth Y-△ step-down starting circuit with arc flashover short circuit protection function

Finished pen tip counting circuit

Power amplifier interface circuit

Electric blanket automatically protects thermostat circuit

Tms320F2812 connection problem: The newly welded board has the following problems. Please help me. Thank you. Error connecting to the target: Error 0x00001200/-1166 Error during: OCS, Target, Lost processor clock. Device may be oper...; l313553 DSP and ARM Processors

ADC10 continuous sampling problem: int temp[count]; void main() { WDTCTL=WDTPW+WDTHOLD; ADC10_init(); _EINT(); while(1) { ADC10CTL0 |= ENC + ADC10SC; // Sampling and conversion start __delay_cycles(1000); } void ADC10_init(void) { ADC1...; yumin Microcontroller MCU

mkjf.jffs2 problem encountered by S3C44B0+uClinux+jffs2: Hardware development environment: s3c44b0+sst39LF160 (norflash) Software environment: uClinux (2.4) According to the information found on the Internet, the partitions have been transplanted. However, ...; zijin99 Linux and Android

How to make Char[8] correspond to Int[4] one by one? That is, the address of Char[0] is the same as the address of Int[0]: RT, do not use #define Int[i] Char[i*2]*0x100+zero[i*2-1]...; 请求权 Embedded System

Please help me modify the simulation diagram of this programmable amplifier circuit: Use counter and analog switch CD4066 to design a gain adjustable amplifier circuit , and use MULTISIM to simulate .Here are the original circuit diagram and the circuit diagram I designed. Please help...; donkey5522 Analog electronics

How to add a pull-up resistor to the 89C51 P0 port: Question 1. How to add an external pull-up device to the 89C51 P0 port? What is the specific connection method? 2. Please explain the difference between the internal pull-up resistor of the P1 port an...; glj1001 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components