EEWORLDEEWORLDEEWORLD

Part Number

Search

PIC32MZ1024EFE100-E/PT

Description
32-Bit Microcontroller - MCU 32-Bit MCU 1024KB FL 256KB RAM No Crypto
Categorysemiconductor    The embedded processor and controller    Micro - MCU controller    32-bit microcontroller - MCU   
File Size6MB,751 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Download user manual Parametric View All

PIC32MZ1024EFE100-E/PT Overview

32-Bit Microcontroller - MCU 32-Bit MCU 1024KB FL 256KB RAM No Crypto

PIC32MZ1024EFE100-E/PT Parametric

Parameter NameAttribute value
MakerMicrochip
Product Category32-bit microcontroller - MCU
Package/boxTQFP-100
seriesPIC32MZxxxxEFE
EncapsulationTray
Factory packaging quantity119
PIC32MZ Embedded Connectivity
with Floating Point Unit (EF) Family
32-bit MCUs (up to 2 MB Live-Update Flash and 512 KB SRAM) with FPU,
Audio and Graphics Interfaces, HS USB, Ethernet, and Advanced Analog
Operating Conditions
• 2.1V to 3.6V, -40ºC to +85ºC, DC to 252 MHz
• 2.1V to 3.6V, -40ºC to +125ºC, DC to 180 MHz
Advanced Analog Features
• 12-bit ADC module:
- 18 Msps with up to six Sample and Hold (S&H) circuits
(five dedicated and one shared)
- Up to 48 analog inputs
- Can operate during Sleep and Idle modes
- Multiple trigger sources
- Six Digital Comparators and six Digital Filters
• Two comparators with 32 programmable voltage
references
• Temperature sensor with ±2ºC accuracy
Core: 252 MHz (up to 415 DMIPS) M-Class
16 KB I-Cache, 4 KB D-Cache
FPU for 32-bit and 64-bit floating point math
MMU for optimum embedded OS execution
microMIPS™ mode for up to 35% smaller code size
DSP-enhanced core:
- Four 64-bit accumulators
- Single-cycle MAC, saturating, and fractional math
- IEEE 754-compliant
• Code-efficient (C and Assembly) architecture
Communication Interfaces
• Two CAN modules (with dedicated DMA channels):
- 2.0B Active with DeviceNet™ addressing support
• Six UART modules (25 Mbps):
- Supports up to LIN 2.1 and IrDA
®
protocols
• Six 4-wire SPI modules (up to 50 MHz)
• SQI configurable as an additional SPI module (50 MHz)
• Five I
2
C modules (up to 1 Mbaud) with SMBus support
• Parallel Master Port (PMP)
• Peripheral Pin Select (PPS) to enable function remap
Clock Management
• Programmable PLLs and oscillator clock sources
• Fail-Safe Clock Monitor (FSCM)
• Independent Watchdog Timers (WDT) and Deadman
Timer (DMT)
• Fast wake-up and start-up
Power Management
• Low-power modes (Sleep and Idle)
• Integrated Power-on Reset (POR) and Brown-out Reset
(BOR)
Timers/Output Compare/Input Capture
Nine 16-bit or up to four 32-bit timers/counters
Nine Output Compare (OC) modules
Nine Input Capture (IC) modules
Real-Time Clock and Calendar (RTCC) module
Memory Interfaces
• 50 MHz External Bus Interface (EBI)
• 50 MHz Serial Quad Interface (SQI)
Input/Output
• 5V-tolerant pins with up to 32 mA source/sink
• Selectable open drain, pull-ups, pull-downs, and slew rate
controls
• External interrupts on all I/O pins
• PPS to enable function remap
Audio and Graphics Interfaces
Graphics interfaces: EBI or PMP
Audio data communication: I
2
S, LJ, and RJ
Audio control interfaces: SPI and I
2
C
Audio master clock: Fractional clock frequencies with USB
synchronization
Qualification and Class B Support
• AEC-Q100 REVH (Grade 1 -40ºC to +125ºC)
• Class B Safety Library, IEC 60730 (planned)
• Back-up internal oscillator
High-Speed (HS) Communication Interfaces
(with Dedicated DMA)
• USB 2.0-compliant Hi-Speed On-The-Go (OTG) controller
• 10/100 Mbps Ethernet MAC with MII and RMII interface
Debugger Development Support
In-circuit and in-application programming
4-wire MIPS
®
Enhanced JTAG interface
Unlimited software and 12 complex breakpoints
IEEE 1149.2-compatible (JTAG) boundary scan
Non-intrusive hardware-based instruction trace
C/C++ compiler with native DSP/fractional and FPU support
MPLAB
®
Harmony Integrated Software Framework
TCP/IP, USB, Graphics, and mTouch™ middleware
MFi, Android™, and Bluetooth
®
audio frameworks
RTOS Kernels: Express Logic ThreadX, FreeRTOS™,
OPENRTOS
®
, Micriµm
®
µC/OS™, and SEGGER embOS
®
TFBGA
(1)
Security Features
• Crypto Engine with RNG for data encryption/decryption and
authentication (AES, 3DES, SHA, MD5, and HMAC)
• Advanced memory protection:
- Peripheral and memory region access control
Software and Tools Support
Direct Memory Access (DMA)
• Eight channels with automatic data size detection
• Programmable Cyclic Redundancy Check (CRC)
Packages
Type
QFN
TQFP
VTLA
LQFP
Pin Count
64
64
100
144
100
144
124
144
I/O Pins (up to)
53
53
78
120
78
120
98
120
Contact/Lead Pitch
0.50 mm
0.50 mm
0.40 mm
0.50 mm
0.40 mm
0.65 mm
0.50 mm
0.50 mm
0.50 mm
Dimensions
9x9x0.9 mm 10x10x1 mm 12x12x1 mm 14x14x1 mm 16x16x1 mm 7x7x1.2 mm 7x7x1.2 mm 9x9x0.9 mm 20x20x1.40 mm
Note 1:
Contact your local Microchip Sales Office for information on the availability of devices in the 100-pin TFBGA packages
2015-2018 Microchip Technology Inc.
DS60001320E-page 1
Screen detection problem
The screen detection program written in Verilog has the correct timing after simulation, but it is not correct after being installed on the board. Can any expert help me solve it? Thank you...
jek9528 Industrial Control Electronics
Recruiting senior hardware engineer (power supply) with an annual salary of 300,000
Annual salary of 300,000 yuan recruiting senior hardware engineer (power) Bachelor degree or above, more than eight years of work experience, at least able to use English for daily technical communica...
guoluren200907 Recruitment
EEWORLD University ---- Jixin STM32 Smart Car
Jixin STM32 Smart Car : https://training.eeworld.com.cn/course/5525Explain the design and production of smart cars based on STM32 in modules, and analyze the code...
木犯001号 DIY/Open Source Hardware
Show the WEBENCH design process + clock design output three sets of clock architecture solutions
[i=s]This post was last edited by qwqwqw2088 on 2014-7-29 16:24[/i] 1. Design topic: Clock design outputs three sets of clock schemes. Clock architecture scheme outputs 24MHz, 324MHz, 404MHz architect...
qwqwqw2088 Analogue and Mixed Signal
I'm currently studying AEC and SAC standards. Could anyone provide me with the latest versions?
求以下标准,希望哪位仁兄提供一二: AEC-Q001 Guidelines for Part Average Testing AEC-Q002 Guidelines for Statistical Yield Analysis AEC-Q100 Stress Test Qualification for Integrated Circuits AEC-Q101 Stress Test Qualif...
kasouki Analog electronics
[Open1081] Learning routines: Downloading programs via serial port
This week, I finally got open1081 back from my colleague and started learning. First, I downloaded the 1.19 version of [url=http://www.waveshare.net/w/upload/e/ed/MxchipWNet-Demo_V1.19.rar]demo progra...
dcexpert RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1198  1173  2229  698  1758  25  24  45  15  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号