EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5907B516NDGI

Description
Clock generators and supporting products
Categorysemiconductor    The clock and timer IC    The clock generator and supporting products   
File Size433KB,31 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

5P49V5907B516NDGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5907B516NDGI - - View Buy Now

5P49V5907B516NDGI Overview

Clock generators and supporting products

5P49V5907B516NDGI Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology, Inc.)
Product CategoryClock generators and supporting products
series5P49V5907B
Programmable Clock Generator
5P49V5907
DATASHEET
Description
The 5P49V5907 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock
or crystal. Two select pins allow up to 4 different
configurations to be programmed and accessible using
processor GPIOs or bootstrapping. The different selections
may be used for different operating modes (full function,
partial function, partial power-down), regional standards (US,
Japan, Europe) or system production margin testing.
The device may be configured to use one of two I C
addresses to allow multiple devices to be used in a system.
2
Features
Generates up to four independent output frequencies with a
total of 7 differential outputs and one reference output
Supports multiple differential output I/O standards:
– Three universal outputs pairs with each configurable
as one differential output pair (LVDS, LVPECL or
regular HCSL) or two LVCMOS outputs. Frequency of
each output pair can be individually programmed
– Four copies of Low Power HCSL(LP-HCSL) outputs.
Programmable frequency:
– See Output Features and Descriptions for details
One reference LVCMOS output clock
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
Pin Assignment
OUT0_SEL_I2CB
Four fractional output dividers (FODs)
Independent Spread Spectrum capability from each
OUT1
OUT1B
NC
OEB
6,7
V
DDO
0
V
DDO
1
V
DDO
2
OUT2
OUT2B
V
DD
V
DD
V
DD_CORE
OUT3
OUT3B
NC
NC
NC
XOUT
XIN/REF
V
DDA
V
DDO
OUT7
OUT7B
OUT6
OUT6B
SD/OE
1
2
3
4
5
6
7
8
9
40 39 38 37 36 35 34 33 32 31
30
29
28
27
fractional output divider (FOD)
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz
to 200MHz
– Crystal frequency range: 8MHz to 40MHz
OE_buffer
V
DDO
V
DD
Output frequency ranges:
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LP-HCSL Clock Outputs – 1MHz to 200MHz
– Other Differential Clock Outputs – 1MHz to 350MHz
EPAD
26
25
24
23
22
21
17 18 19 20
10
11 12 13 14 15 16
SEL0/SCL
SEL1/SD
OUT5B
OUT4B
V
DDO
OEB
3,5
OUT5
V
DDO
4
OUT4
V
DD
Programmable loop bandwidth
Programmable crystal load capacitance
Power-down mode
Mixed voltage operation:
– 1.8V core
– 1.8V VDDO for 4 LP-HCSL outputs
– 1.8V to 3.3V VDDO for other outputs
(3 programmable differential outputs and 1 reference
output)
– See Pin Descriptions for details
40-pin VFQFPN
Packaged in 40-pin 5mm x 5mm VFQFPN (NDG40)
-40° to +85°C industrial temperature operation
5P49V5907 MARCH 3, 2017
1
©2017 Integrated Device Technology, Inc.
How to choose an AVR microcontroller development board for learning?
[size=18px] I am learning about single-chip microcomputers now, and I want to buy an AVR single-chip microcomputer development board. What kind of one should I buy that can be used for a longer time? ...
sswvfp555 Embedded System
SD WIFI problem:GetCommandResponse
PUCHAR respBuff; // response buffer case ResponseR4: //--- SHORT RESPONSE (48 bits total)--- // Format: { START_BIT(1) | TRANSMISSION_BIT(1) | RESERVED(6) | CARD_STATUS(32) | RESERVED(7) | END_BIT(1) ...
herorose0213 Embedded System
Freescale High-Performance DSP Hardware Design Guide
Hardware design guidelines for fsl high-end dspThese high-end DSPs are mainly used in 4G wireless communications, with a frequency of up to 1.5GHZ/core and dual-core and quad-core versions. They can b...
bluehacker NXP MCU
Could you please help me to look at this error when compiling the program in NIOS ii 9.1?
This error always appears when building the project: /cygdrive/e/altera/nios2eds/components/altera_hal/HAL/src/alt_main.c undefined reference to `main'[/size][/backcolor] Can you help me see where the...
peter__dai FPGA/CPLD
The development of new technology of module power supply
1. Wide application of modular power supply Modular power supply is widely used in communication fields such as switching equipment, access equipment, mobile communication, microwave communication, op...
zbz0529 Power technology
Help: Can ir2110 directly drive a Class E inverter?
Help: Can ir2110 directly drive a Class E inverter? If so, how do I connect the hardware?...
lhskkk Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1266  2861  2901  2571  1969  26  58  59  52  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号