GS8673EQ18BGK-550S datasheet, PDF

Datasheet> All Categories > semiconductor> Memory IC> Static random access memory> GS8673EQ18BGK-550S

GS8673EQ18BGK-550S: DescriptionStatic random access memory 1.2/1.5V 4M x 18 72M; Categorysemiconductor Memory IC Static random access memory; File Size193KB，25 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8673EQ18BGK-550S Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GS8673EQ18BGK-550S	-	-	View	Buy Now

GS8673EQ18BGK-550S Overview

Static random access memory 1.2/1.5V 4M x 18 72M

GS8673EQ18BGK-550S Parametric

Parameter Name	Attribute value
Maker	GSI Technology
Product Category	static random access memory
storage	72 Mbit
organize	4 M x 18
maximum clock frequency	550 MHz
Interface Type	Parallel
Supply voltage - max.	1.4 V
Supply voltage - min.	1.3 V
Supply current—max.	1.93 A
Minimum operating temperature	0 C
Maximum operating temperature	+ 85 C
Installation style	SMD/SMT
Package/box	BGA-260
Encapsulation	Tray
storage type	QDR-III
series	GS8673EQ18BGK
type	SigmaQuad-IIIe B2
humidity sensitivity	Yes
Factory packaging quantity	8

Preview

Download Datasheet

View All

GS8673EQ18/36BK-725S/625S/550S

260 Pin BGA

Commercial Temp

Industrial Temp

Features

• For use with GSI SRAM Port IP

• 2Mb x 36 and 4Mb x 18 organizations available

• 725 MHz maximum operating frequency

• 1.45 BT/s peak transaction rate (in billions per second)

• 104 Gb/s peak data bandwidth (in x36 devices)

• Separate I/O DDR Data Buses

• Non-multiplexed DDR Address Bus

• Two operations - Read and Write - per clock cycle

• Burst of 2 Read and Write operations

• 3 cycle Read Latency

• On-chip ECC with virtually zero SER

• 1.35V core voltage

• 1.2V or 1.35V or 1.5V I/O interface (HSTL or SSTL)

• Configurable ODT (on-die termination)

• ZQ pin for programmable driver impedance

• ZT pin for programmable ODT impedance

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 260 pin, 14 mm x 22 mm, 1 mm ball pitch BGA package

–K: 5/6 RoHS-compliant package

–GK: 6/6 RoHS-compliant package

72Mb SigmaQuad-IIIe™

Burst of 2 ECCRAM™

Up to 725 MHz

1.35V V

1.2V or 1.35V or 1.5V V

DDQ

Clocking and Addressing Schemes

The GS8673EQ18/36BK SigmaQuad-IIIe ECCRAMs are

synchronous devices. They employ three pairs of positive and

negative input clocks; one pair of master clocks, CK and CK,

and two pairs of write data clocks, KD[1:0] and KD[1:0]. All

six input clocks are single-ended; that is, each is received by a

dedicated input buffer.

CK and CK are used to latch address and control inputs, and to

control all output timing. KD[1:0] and KD[1:0] are used solely

to latch data inputs.

Each internal read and write operation in a SigmaQuad-IIIe B2

ECCRAM is two times wider than the device I/O bus. An input

data bus de-multiplexer is used to accumulate incoming data

before it is simultaneously written to the memory array. An

output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore, the address

field of a SigmaQuad-IIIe B2 ECCRAM is always one address

pin less than the advertised index depth (e.g. the 4M x 18 has

2M addressable index).

SigmaQuad-IIIe™ Family Overview

SigmaQuad-IIIe ECCRAMs are the Separate I/O half of the

SigmaQuad-IIIe/SigmaDDR-IIIe family of high performance

ECCRAMs. Although very similar to GSI's second generation

of networking SRAMs (the SigmaQuad-II/SigmaDDR-II

family), these third generation devices offer several new

features that help enable significantly higher performance.

On-Chip ECC

GSI's ECCRAMs implement an ECC algorithm that detects

and corrects all single-bit memory errors, including those

induced by SER events such as cosmic rays, alpha particles,

etc. The resulting Soft Error Rate of these devices is

anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude

improvement over comparable SRAMs with no on-chip ECC,

which typically have an SER of 200 FITs/Mb or more.

All quoted SER values are at sea level in New York City.

Parameter Synopsis

Speed Grade

-725S

-625S

-550S

Max Operating Frequency

725 MHz

625 MHz

550 MHz

Read Latency

3 cycles

1.3V to 1.4V

Rev: 1.03 6/2014

1/25

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Triangular wave oscillator and output waveform using two operational amplifiers

Touch delay light circuit using music IC

Z32A, Z32K, Z3025J radial drilling machine electrical schematic circuit

Automatic hot air blower circuit

Reflective lighting delay switch

Computer motherboard circuit diagram 810 4_31

How do you plan to use the "CC2541DK-SENSOR" in your hands?: How do you plan to use the CC2541DK-SENSOR in your hands? Any plans?...; 蓝雨夜 Microcontroller MCU

Creating the Windows CE operating system: [img]http://bbs.cn.yimg.com/user_img/200905/08/mamajunhan_1241757258674923.jpg[/img] Windows CE is a powerful, open, real-time, 32-bit embedded operating system that is suitable for quickly building a...; 星空世界 Embedded System

Clearance sale la la la la la la: [i=s]This post was last edited by RCSN on 2017-4-22 21:00[/i] [font=宋体][size=4] Unused items for sale, sale, sale, sale, sale, sale, sale, sale, sale, sale, sale, sale[/size][/font] [font=宋体][size=4] ...; RCSN Buy&Sell

Three novel USB programmers, welcome to use!!!: 1.c8051f MCU (c2) USB programmer, using USB 2.0 FULL SPEED chip, using computer power, no external power supply required, small size, fast download speed (over 4k byte/s), reliable and stable! ! ! Cur...; wwbinghai Embedded System

China Mobile's 3G strategy revealed: building a mobile dream network (2006-2-8): Recently, a series of policies issued by China Mobile have made some free WAP websites feel worried about their future. In the coming 3G era, what role will China Mobile, as the industry leader, play?...; JasonYoo RF/Wirelessly

I compiled a DLL under EVC and got the error "definition of dllimport function not allowed". Can anyone tell me how to solve this problem?: I compiled a DLL under EVC and got the error: "definition of dllimport function not allowed". Can an expert tell me how to solve this problem?...; houcs01 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components