(when high voltage is applied) for greater throughput
during system production. Protects first or last sector
regardless of sector protection settings
— Hardware reset input (RESET#) resets device
— Ready/Busy# output (RY/BY#) detects program or
erase cycle completion
Performance Characteristics
High performance
— 110 ns (S29GL512N)
— 8-word/16-byte page read buffer
— 25 ns page read times
Publication Number
S70GL01GN00_00
Revision
A
Amendment
1
Issue Date
June 1, 2005
This document contains information on a product under development at Spansion LLC. The information is intended to help you evaluate this product. Spansion LLC
reserves the right to change or discontinue work on this proposed product without notice.
A d v a n c e
I n f o r m a t i o n
General Description
The S70GL01GN00 is a 1024 Mbit, single power supply flash memory device or-
ganized as two S29GL512N dies in a single 64-ball Fortified-BGA package. Each
S29GL512N die is 512 Mbit, organized as 33,554,432 words or 67,108,864 bytes.
The devices have a 16-bit wide data bus that can also function as an 8-bit wide
data bus by using the BYTE# input. The device can be programmed either in the
host system or in standard EPROM programmers.
Access times as fast as 110 ns is available. Note that each access time has a spe-
cific operating voltage range (V
CC
) and an I/O voltage range (V
IO
), as specified
in the
Product Selector Guide‚ on page 5
and the
Ordering Information‚ on
page 9.
The devices are offered in a 56-pin TSOP or 64-ball Fortified BGA pack-
age. Each device has separate chip enable (CE# or CE2#), write enable (WE#)
and output enable (OE#) controls.
Each device requires only a
single 3.0 volt power supply
for both read and
write functions. In addition to a V
CC
input, a high-voltage
accelerated program
(WP#/ACC)
input provides shorter programming times through increased cur-
rent. This feature is intended to facilitate factory throughput during system
production, but may also be used in the field if desired.
The devices are entirely command set compatible with the
JEDEC single-
power-supply Flash standard.
Commands are written to the device using
standard microprocessor write timing. Write cycles also internally latch addresses
and data needed for the programming and erase operations.
The
sector erase architecture
allows memory sectors to be erased and repro-
grammed without affecting the data contents of other sectors. The device is fully
erased when shipped from the factory.
Device programming and erasure are initiated through command sequences.
Once a program or erase operation starts, the host system need only poll the DQ7
(Data# Polling) or DQ6 (toggle)
status bits
or monitor the
Ready/Busy# (RY/
BY#)
output to determine whether the operation is complete. To facilitate pro-
gramming, an
Unlock Bypass
mode reduces command sequence overhead by
requiring only two write cycles to program data instead of four.
Hardware data protection
measures include a low V
CC
detector that automat-
ically inhibits write operations during power transitions.
Persistent Sector
Protection
provides in-system, command-enabled protection of any combina-
tion of sectors using a single power supply at V
CC
.
Password Sector Protection
prevents unauthorized write and erase operations in any combination of sectors
through a user-defined 64-bit password.
The
Erase Suspend/Erase Resume
feature allows the host system to pause an
erase operation in a given sector to read or program any other sector and then
complete the erase operation. The
Program Suspend/Program Resume
fea-
ture enables the host system to pause a program operation in a given sector to
read any other sector and then complete the program operation.
The
hardware RESET# pin
terminates any operation in progress and resets the
device, after which it is then ready for a new operation. The RESET# pin may be
tied to the system reset circuitry. A system reset would thus also reset the device,
enabling the host system to read boot-up firmware from the Flash memory
device.
2
S70GL01GN00 MirrorBit
TM
Flash
S70GL01GN00_00_A1 June 1, 2005
A d v a n c e
I n f o r m a t i o n
The device reduces power consumption in the
standby mode
when it detects
specific voltage levels on CE# and RESET#, or when addresses are stable for a
specified period of time.
The
Secured Silicon Sector
provides a 128-word/256-byte area for code or
data that can be permanently protected. Once this sector is protected, no further
changes within the sector can occur.
The
Write Protect (WP#/ACC)
feature protects the first or last sector by as-
serting a logic low on the WP# pin.
MirrorBit flash technology combines years of Flash memory manufacturing expe-
rience to produce the highest levels of quality, reliability and cost effectiveness.
The device electrically erases all bits within a sector simultaneously via hot-hole
assisted erase. The data is programmed using hot electron injection.
I want to use 28BYJ four-phase stepper motor to make a smart curtain, but it doesn't work. What should I do? The motor doesn't respond. I would like to ask the experts who pass by to give me some advi...
Table 97. ADC reference voltage selection REFS1 REFS0 Reference voltage selection 0 0 AREF, internal Vref off 0 1 AVCC, AREF pin with external filter capacitor 1 0 Reserved 1 2.56V What are the differ...
Now the serial port data loss problem has been solved, but a new problem has come. Once some C# programs are run, my serial port immediately displays garbled characters. After many practices, it has b...
I am making a small program to convert PDF, which requires a virtual printer. I am currently using the HPLJ8550 driver, but I am afraid of copyright issues, so I need an open source Postscript Printer...
+B1 and +B2 are connected to the two ends of the same resistor. When the current on the resistor is overloaded, the ALARM light will sound an alarm. Normally, the ALARM light is off. May I ask: 1. Wha...
RF/Wirelessly
京公网安备 11010802033920号
EEWORLD
