EEWORLDEEWORLDEEWORLD

Part Number

Search

74HC20N,652

Description
Logic gate DUAL 4-IN NAND GATE
Categorysemiconductor    Logic integrated circuit    Logic gate   
File Size225KB,13 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric View All

74HC20N,652 Overview

Logic gate DUAL 4-IN NAND GATE

74HC20N,652 Parametric

Parameter NameAttribute value
MakerNexperia
Product Categorylogic gate
productSingle-Function Gate
logic functionNAND
logic series74HC
Number of gates2 Gate
Enter the number of lines8 Input
Number of output lines2 Output
High level output current- 5.2 mA
Low level output current5.2 mA
propagation delay time8 ns
Supply voltage - max.6 V
Supply voltage - min.2 V
Minimum operating temperature- 40 C
Maximum operating temperature+ 125 C
Installation styleSMD/SMT
Package/boxPDIP-14
EncapsulationTube
FunctionNAND
high3.2 mm
length19.5 mm
width6.48 mm
logical typeDual NAND Gate
Working power voltage2 V to 6 V
Factory packaging quantity1000
unit weight2.540 g
74HC20; 74HCT20
Dual 4-input NAND gate
Rev. 5 — 27 March 2019
Product data sheet
1. General description
The 74HC20; 74HCT20 is a dual 4-input NAND gate. Inputs include clamp diodes. This enables
the use of current limiting resistors to interface inputs to voltages in excess of V
CC
.
2. Features and benefits
Complies with JEDEC standard JESD7A
Low-power dissipation
Input levels:
For 74HC20: CMOS level
For 74HCT20: TTL level
ESD protection:
HBM JESD22-A114F exceeds 2 000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from -40 °C to +80 °C and from -40 °C to +125 °C.
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name
74HC20D
74HCT20D
74HC20DB
74HCT20DB
74HC20PW
-40 °C to +125 °C
-40 °C to +125 °C
SSOP14
-40 °C to +125 °C
SO14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic shrink small outline package; 14 leads;
body width 5.3 mm
Version
SOT108-1
SOT337-1
SOT402-1
TSSOP14 plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
4. Functional diagram
1
2
4
5
9
10
12
13
1A
1B
1C
1D
2A
2B
2C
2D
aaa-004014
1Y
6
1
2
4
5
1A
1B
1C
1D
2A
2B
2C
2D
aaa-004015
1Y
6
2Y
8
9
10
12
13
2Y
8
Fig. 1.
Functional diagram
Fig. 2.
Logic symbol

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 737  145  1941  2484  2753  15  3  40  51  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号