PIC24FJ256GA412/GB412 FAMILY
16-Bit Flash Microcontrollers with Dual Partition Flash Memory,
XLP, LCD, Cryptographic Engine and USB On-The-Go
Extreme Low-Power Features
• Multiple Power Management Options for Extreme Power
Reduction:
- V
BAT
allows for lowest power consumption on backup
battery (with or without RTCC)
- Deep Sleep allows near total power-down with the ability to
wake-up on external triggers
- Sleep and Idle modes selectively shut down peripherals
and/or core for substantial power reduction and fast wake-up
- Doze mode allows CPU to run at a lower clock speed than
peripherals
• Alternate Clock modes allow On-the-Fly Switching to a Lower
Clock Speed for Selective Power Reduction
• Extreme Low-Power Current Consumption for Deep Sleep:
- WDT: 650 nA @ 2V typical
- RTCC: 650 nA @ 32 kHz, 2V typical
- Deep Sleep current, 60 nA typical
• 160
A/MHz
in Run mode
Dual Partition Flash with Live Update
Capability
• Capable of Holding Two Independent Software Applications,
including Bootloader
• Permits Simultaneous Programming of One Partition while
Executing Application Code from the Other
• Allows Run-Time Switching Between Active Partitions
Universal Serial Bus Features
(PIC24FJXXXGB4XX Only)
• USB v2.0 On-The-Go (OTG) Compliant
• Dual Role Capable – Can Act as Either Host or Peripheral
• Low-Speed (1.5 Mb/s) and Full-Speed (12 Mb/s) USB
Operation in Host mode
• Full-Speed USB Operation in Device mode
• High-Precision PLL for USB
• USB Device mode Operation from FRC Oscillator – No Crystal
Oscillator Required
• Supports up to 32 Endpoints (16 bidirectional):
- USB module can use any RAM locations on the device as
USB endpoint buffers
• On-Chip USB Transceiver with Interface for Off-Chip
USB Transceiver
• Supports Control, Interrupt, Isochronous and Bulk Transfers
• On-Chip Pull-up and Pull-Down Resistors
High-Performance CPU
• Modified Harvard Architecture
• Up to 16 MIPS Operation @ 32 MHz
• 8 MHz Internal Oscillator:
- 96 MHz PLL option
- Multiple clock divide options
- Run-time self-calibration capability for maintaining better
than ±0.20% accuracy
- Fast start-up
• 17-Bit x 17-Bit Single-Cycle Hardware Fractional/Integer Multiplier
• 32-Bit by 16-Bit Hardware Divider
• 16 x 16-Bit Working Register Array
• C Compiler Optimized Instruction Set Architecture
• Two Address Generation Units for Separate Read and Write
Addressing of Data Memory
Special Microcontroller Features
•
•
•
•
•
•
•
•
•
20,000 Erase/Write Cycle Endurance, Typical
Data Retention: 20 Years Minimum
Self-Programmable under Software Control
Supply Voltage Range of 2.0V to 3.6V
Two On-Chip Voltage Regulators (1.8V and 1.2V) for
Regular and Extreme Low-Power Operation
Programmable Reference Clock Output
In-Circuit Serial Programming™ (ICSP™) and
In-Circuit Emulation (ICE) via 2 Pins
JTAG Boundary Scan Support
Fail-Safe Clock Monitor (FSCM) Operation:
- Detects clock failure and switches to on-chip,
Low-Power RC (LPRC) Oscillator
Power-on Reset (POR), Power-up Timer (PWRT)
and Oscillator Start-up Timer (OST)
Separate Brown-out Reset (BOR) and Deep Sleep
Brown-out Reset (DSBOR) Circuits
Programmable High/Low-Voltage Detect (HLVD)
Flexible Watchdog Timer (WDT) with its Own
RC Oscillator for Reliable Operation
Standard and Ultra Low-Power Watchdog Timers (ULPW) for
Reliable Operation in Standard and Deep Sleep modes
Temperature Range: -40°C to +85°C
Cryptographic Engine
• Performs NIST Standard Encryption/Decryption
Operations without CPU Intervention
• AES Cipher Support for 128, 192 and 256-Bit Keys
• DES/3DES Cipher Support, with up to Three Unique Keys
for 3DES
• Supports ECB, CBC, OFB, CTR and CFB128 modes
• Programmatically Secure OTP Array for Key Storage
• True Random Number Generation
• Battery-Backed RAM Key Storage
•
•
•
•
•
•
Analog Features
• 10/12-Bit, up to 24-Channel Analog-to-Digital (A/D) Converter:
- Conversion rate of 500 ksps (10-bit), 200 kbps (12-bit)
- Auto-scan and threshold compare features
- Conversion available during Sleep
• One 10-Bit Digital-to-Analog Converter (DAC):
- 1 Msps update rate
• Three Rail-to-Rail, Enhanced Analog Comparators with
Programmable Input/Output Configuration
• Charge Time Measurement Unit (CTMU):
- Used for capacitive touch sensing, up to 24 channels
- Time measurement down to 100 ps resolution
2015-2016 Microchip Technology Inc.
DS30010089D-page 1
PIC24FJ256GA412/GB412 FAMILY
10/12-Bit A/D (ch)
Deep Sleep + V
BAT
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Memory
Analog Peripherals
16/32-Bit Timers
Comparators
MCCP/SCCP
10-Bit DAC
Digital Peripherals
UART/IrDA
®
EPMP/EPSP
IC/OC-PWM
Crypto Engine
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
USB OTG
LCD Controller (pixels)
512
480
248
512
480
248
512
480
248
512
480
240
512
480
240
512
480
240
Program
(bytes)
Data
(bytes)
Pins
CTMU
Device
PIC24FJ256GA412
PIC24FJ256GA410
PIC24FJ256GA406
PIC24FJ128GA412
PIC24FJ128GA410
PIC24FJ128GA406
PIC24FJ64GA412
PIC24FJ64GA410
PIC24FJ64GA406
PIC24FJ256GB412
PIC24FJ256GB410
PIC24FJ256GB406
PIC24FJ128GB412
PIC24FJ128GB410
PIC24FJ128GB406
PIC24FJ64GB412
PIC24FJ64GB410
PIC24FJ64GB406
256K
256K
256K
128K
128K
128K
64K
64K
64K
256K
256K
256K
128K
128K
128K
64K
64K
64K
16K
16K
16K
16K
16K
16K
8K
8K
8K
16K
16K
16K
16K
16K
16K
8K
8K
8K
121
100
64
121
100
64
121
100
64
121
100
64
121
100
64
121
100
64
24
24
16
24
24
16
24
24
16
24
24
16
24
24
16
24
24
16
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
1/6 31/15 6/6
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
Y
CLC
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
SPI
I
2
C
N
N
N
N
N
N
N
N
N
Y
Y
Y
Y
Y
Y
Y
Y
Y
Peripheral Features
• LCD Display Controller:
- Up to 64 Segments by 8 Commons
- Internal charge pump and low-power, internal resistor biasing
- Operation in Sleep mode
• Up to Five External Interrupt Sources
• Peripheral Pin Select (PPS); allows Independent
I/O Mapping of Many Peripherals
• Six-Channel DMA Supports All Peripheral modules:
- Minimizes CPU overhead and increases
data throughput
• Five 16-Bit Timers/Counters with Prescalers:
- Can be paired as 32-bit timers/counters
• Using a combination of Timer, CCP, IC and OC Timers, the
Device can be Configured to use up to 31 16-Bit Timers,
and up to 15 32-Bit Timers
• Six Input Capture modules, each with a Dedicated
16-Bit Timer
• Six Output Compare/PWM modules, each with a
Dedicated 16-Bit Timer
• Six Single Output CCPs (SCCP) and One Multiple
Output CCP (MCCP) modules:
- Independent 16/32-bit time base for each module
- Internal time base and Period registers
- Legacy PIC24F Capture and Compare modes
(16 and 32-bit)
- Special variable frequency pulse and Brushless DC Motor
(BDCM) Output modes
• Enhanced Parallel Master/Slave Port (EPMP/EPSP)
• Hardware Real-Time Clock/Calendar (RTCC) with
Timestamping:
- Tamper detection with timestamping feature and
tamper pin
- Runs in Deep Sleep and V
BAT
modes
• Four 3-Wire/4-Wire SPI modules (support 4 Frame modes)
with 8-Level FIFO Buffer
• Three I
2
C modules support Multi-Master/Slave mode and
7-Bit/10-Bit Addressing
• Six UART modules:
- Support RS-485, RS-232 and LIN/J2602
- On-chip hardware encoder/decoder for IrDA
®
- Auto-wake-up on Auto-Baud Detect (ABD)
- 4-level deep FIFO buffer
• Programmable 32-Bit Cyclic Redundancy Check (CRC)
Generator
• Four Configurable Logic Cells (CLCs):
- Two inputs and one output, all mappable to
peripherals or I/O pins
- AND/OR/XOR logic and D/JK flip-flop functions
• High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
• Configurable Open-Drain Outputs on Digital I/O Pins
• 5.5V Tolerant Inputs on Multiple I/O Pins
DS30010089D-page 2
2015-2016 Microchip Technology Inc.
PIC24FJ256GA412/GB412 FAMILY
Pin Diagrams
64-Pin TQFP
64-Pin QFN
(1)
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
RE4
RE3
RE2
RE1
RE0
RF1
RF0
V
BAT
V
CAP
RD7
RD6
RD5
RD4
RD3
RD2
RD1
RE5
RE6
RE7
RG6
RG7
RG8
MCLR
RG9
V
SS
V
DD
RB5
RB4
RB3
RB2
RB1
RB0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
SOSCO/RC14
SOSCI/RC13
RD0
RD11
RD10
RD9
RD8
V
SS
OSCO/RC15
OSCI/CLKI/RC12
PIC24FJXXXGA406
V
DD
RG2
RG3
RF6
RF2
RF3
Legend: Shaded pins
indicate pins tolerant to up to +5.5 VDC. See
Table 1
for a complete description of pin functions.
Note 1:
It is recommended to connect the metal pad on the bottom of the 64-pin QFN package to V
SS
.
2015-2016 Microchip Technology Inc.
RB6
RB7
AV
DD
AV
SS
RB8
RB9
RB10
RB11
V
SS
V
DD
RB12
RB13
RB14
RB15
RF4
RF5
DS30010089D-page 3
PIC24FJ256GA412/GB412 FAMILY
TABLE 1:
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
COMPLETE PIN FUNCTION DESCRIPTIONS FOR PIC24FJXXXGA406 DEVICES
Function
Pin
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
SEG12/RP16/IOCF3/RF3
SEG40/RP30/IOCF2/RF2
IOCF6/RF6
SDA1/IOCG3/RG3
SCL1/IOCG2/RG2
V
DD
OSCI/CLKI/IOCC12/RC12
OSCO/CLKO/IOCC15/RC15
V
SS
SEG13/CLC4OUT/RP2/RTCC/U6RTS/U6BCLK/ICM5/IOCD8/RD8
SEG14/RP4/PMACK2/IOCD9/RD9
SEG15/C3IND/RP3/PMA15/APMCS2/IOCD10/RD10
SEG16/C3INC/RP12/PMA14/PMCS/APMCS1/IOCD11/RD11
SEG17/CLC3OUT/RP11/U6CTS/ICM6/INT0/IOCD0/RD0
SOSCI/IOCC13/RC13
SOSCO/SCLKI/RPI37/PWRLCLK/IOCC14/RC14
SEG20/RP24/U5TX/ICM4/IOCD1/RD1
SEG21/RP23/PMACK1/IOCD2/RD2
SEG22/RP22/ICM7/PMBE0/IOCD3/RD3
SEG23/RP25/PMWR/PMENB/IOCD4/RD4
SEG24/RP20/PMRD/PMWR/IOCD5/RD5
SEG25/C3INB/U5RX/OC4/IOCD6/RD6
SEG26/C3INA/U5RTS/U5BCLK/OC5/IOCD7/RD7
V
CAP
V
BAT
SEG27/U5CTS/OC6/IOCF0/RF0
COM4/SEG47/SCK4/IOCF1/RF1
COM3/PMD0/IOCE0/RE0
COM2/PMD1/IOCE1/RE1
COM1/PMD2/IOCE2/RE2
COM0/CTED9/PMD3/IOCE3/RE3
SEG62/LVDIN/CTED8/PMD4/IOCE4/RE4
Function
LCDBIAS2/IC4/CTED4/PMD5/IOCE5/RE5
LCDBIAS1/SCL3/IC5/PMD6/IOCE6/RE6
LCDBIAS0/SDA3/IC6/PMD7/IOCE7/RE7
SEG0/C1IND/RP21/ICM1/OCM1A/PMA5/IOCG6/RG6
V
LCAP1
/C1INC/RP26/OCM1B/PMA4/IOCG7/RG7
V
LCAP2
/C2IND/RP19/ICM2/OCM2/PMA3/IOCG8/RG8
MCLR
SEG1/C1INC/C2INC/C3INC/RP27/DAC1/PMA2/PMALU/IOCG9/
RG9
V
SS
V
DD
PGEC3/SEG2/AN5/C1INA/RP18/ICM3/OCM3/IOCB5/RB5
PGED3/SEG3/AN4/C1INB/RP28/IOCB4/RB4
SEG4/AN3/C2INA/IOCB3/RB3
SEG5/AN2/CTCMP/C2INB/RP13/CTED13/IOCB2/RB2
PGEC1/SEG6/V
REF
-/CV
REF
-/AN1/AN1-/RP1/CTED12/IOCB1/RB1
PGED1/SEG7/V
REF
+/CV
REF
+/DV
REF
+/AN0/RP0/PMA6/IOCB0/RB0
PGEC2/LCDBIAS3/AN6/RP6/IOCB6/RB6
PGED2/SEG63/AN7/RP7/U6TX/IOCB7/RB7
AV
DD
AV
SS
COM7/SEG31/AN8/RP8/PWRGT/IOCB8/RB8
COM6/SEG30/AN9/TMPR/RP9/T1CK/PMA7/IOCB9/RB9
TMS/COM5/SEG29/CV
REF
/AN10/SDO4/PMA13/IOCB10/RB10
TDO/AN11/REFI1/SS4/FSYNC4/PMA12/IOCB11/RB11
V
SS
V
DD
TCK/SEG18/AN12/U6RX/CTED2/PMA11/IOCB12/RB12
TDI/SEG19/AN13/SDI4/CTED1/PMA10/IOCB13/RB13
SEG8/AN14/RP14/CTED5/CTPLS/PMA1/PMALH/IOCB14/RB14
SEG9/AN15/RP29/CTED6/PMA0/PMALL/IOCB15/RB15
SEG10/RP10/SDA2/PMA9/IOCF4/RF4
SEG11/RP17/SCL2/PMA8/IOCF5/RF5
Legend: RPn
and
RPIn
represent remappable pins for Peripheral Pin Select functions.
DS30010089D-page 4
2015-2016 Microchip Technology Inc.
PIC24FJ256GA412/GB412 FAMILY
Pin Diagrams (Continued)
64-Pin TQFP
64-Pin QFN
(1)
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
RE4
RE3
RE2
RE1
RE0
RF1
RF0
V
BAT
V
CAP
RD7
RD6
RD5
RD4
RD3
RD2
RD1
RE5
RE6
RE7
RG6
RG7
RG8
MCLR
RG9
V
SS
V
DD
RB5
RB4
RB3
RB2
RB1
RB0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
SOSCO/RC14
SOSCI/RC13
RD0
RD11
RD10
RD9
RD8
V
SS
OSCO/RC15
OSCI/CLKI/RC12
V
DD
D+/RG2
D-/RG3
V
USB3V3
(2)
V
BUS
/RF7
(2)
RF3
PIC24FJXXXGB406
Legend: Shaded pins
indicate pins tolerant to up to +5.5 VDC. See
Table 2
for a complete description of pin functions.
Note 1:
It is recommended to connect the metal pad on the bottom of the 64-pin QFN package to V
SS
.
2:
PIC24FJ256GB406 devices use V
USB3V3
instead of RF6 and V
BUS
/RF7 instead of RF2.
2015-2016 Microchip Technology Inc.
RB6
RB7
AV
DD
AV
SS
RB8
RB9
RB10
RB11
V
SS
V
DD
RB12
RB13
RB14
RB15
RF4
RF5
DS30010089D-page 5