EEWORLDEEWORLDEEWORLD

Part Number

Search

dsPIC33FJ128MC202-I/SP

Description
Digital Signal Processors and Controllers - DSP, DSC 16B DSC 28LD128KB DMA 40MIPS
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size3MB,461 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Download user manual Parametric View All

dsPIC33FJ128MC202-I/SP Overview

Digital Signal Processors and Controllers - DSP, DSC 16B DSC 28LD128KB DMA 40MIPS

dsPIC33FJ128MC202-I/SP Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeDIP
package instructionDIP, DIP28,.3
Contacts28
Reach Compliance Codecompliant
ECCN code3A991.A.2
Samacsys Confidence
Samacsys StatusReleased
Samacsys PartID231592
Samacsys Pin Count28
Samacsys Part CategoryIntegrated Circuit
Samacsys Package CategoryOther
Samacsys Footprint NameDIP254P762X508-28
Samacsys Released Date2017-01-11 17:13:05
Is SamacsysN
Has ADCYES
Address bus width
bit size16
boundary scanYES
CPU seriesDSPIC33
DAC channelYES
DMA channelYES
External data bus width
FormatFLOATING-POINT
Integrated cacheNO
JESD-30 codeR-PDIP-T28
JESD-609 codee3
length34.671 mm
low power modeYES
Number of DMA channels8
Number of external interrupt devices3
Number of I/O lines21
Number of serial I/Os2
Number of terminals28
Number of timers5
On-chip data RAM width16
On-chip program ROM width24
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
PWM channelYES
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP28,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT APPLICABLE
power supply3.3 V
Certification statusNot Qualified
RAM (bytes)8192
RAM (number of words)4096
rom(word)43690
ROM programmabilityFLASH
Maximum seat height5.08 mm
speed40 MHz
Maximum slew rate76 mA
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT APPLICABLE
width7.62 mm
uPs/uCs/peripheral integrated circuit typeMICROCONTROLLER
Base Number Matches1
dsPIC33FJ32MC302/304,
dsPIC33FJ64MCX02/X04 and
dsPIC33FJ128MCX02/X04
16-bit Digital Signal Controllers (up to 128 KB Flash and 16K
SRAM) with Motor Control PWM and Advanced Analog
Operating Conditions
• 3.0V to 3.6V, -40ºC to +150ºC, DC to 20 MIPS
• 3.0V to 3.6V, -40ºC to +125ºC, DC to 40 MIPS
System Peripherals
Cyclic Redundancy Check (CRC) module
16-bit dual channel 100 ksps Audio DAC
Up to five 16-bit and up to two 32-bit Timers/Counters
Up to four Input Capture (IC) modules
Up to four Output Compare (OC) modules
Up to two Quadrature Encoder Interface (QEI) modules
Real-Time Clock and Calendar (RTCC) module
Clock Management
2% internal oscillator
Programmable PLL and oscillator clock sources
Fail-Safe Clock Monitor (FSCM)
Independent Watchdog Timer
Low-power management modes
Fast wake-up and start-up
Communication Interfaces
• Parallel Master Port (PMP)
• Two UART modules (10 Mbps)
- Supports LIN 2.0 protocols
- RS-232, RS-485, and IrDA
®
support
• Two 4-wire SPI modules (15 Mbps)
• Enhanced CAN (ECAN) module (1 Mbaud) with 2.0B
support
• I
2
C module (100K, 400K and 1Mbaud) with SMbus
support
Core Performance
Up to 40 MIPS 16-bit dsPIC33F CPU
Two 40 bit wide accumulators
Single-cycle (MAC/MPY) with dual data fetch
Single-cycle MUL plus hardware divide
Motor Control PWM
Up to four PWM generators with eight outputs
Dead Time for rising and falling edges
25 ns PWM resolution
PWM support for Motor Control: BLDC, PMSM, ACIM,
and SRM
• Programmable Fault inputs
• Flexible trigger for ADC conversions and configurations
Direct Memory Access (DMA)
• 8-channel hardware DMA with no CPU stalls or
overhead
• UART, SPI, ADC, ECAN, IC, OC, INT0
Qualification and Class B Support
• AEC-Q100 REVG (Grade 0 -40ºC to +150ºC)
• Class B Safety Library, IEC 60730, VDE certified
Advanced Analog Features
• 10/12-bit ADC with 1.1Msps/500 ksps conversion rate:
- Up to nine ADC input channels and four S&H
- Flexible/Independent trigger sources
• 150 ns Comparators:
- Up to two Analog Comparator modules
- 4-bit DAC with two ranges for Analog Comparators
Debugger Development Support
• In-circuit and in-application programming
• Two program breakpoints
• Trace and run-time watch
Input/Output
Software remappable pin functions
5V-tolerant pins
Selectable open drain and internal pull-ups
Up to 5 mA overvoltage clamp current/pin
Multiple external interrupts
Packages
Type
SPDIP (300 ml)
SOIC
QFN-S
28
21
0.65
6x6x0.9
QFN
44
35
0.65
8x8x0.9
TQFP
44
35
0.80
10x10x1
Pin Count
28
28
I/O Pins
21
21
Contact Lead/Pitch
.100”
1.27
Dimensions
.285x.135x1.365”
7.50x2.05x17.9
Note:
All dimensions are in millimeters (mm) unless specified.
©
2007-2012 Microchip Technology Inc.
DS70291G-page 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2387  2621  22  2357  834  49  53  1  48  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号