EEWORLDEEWORLDEEWORLD

Part Number

Search

74HC4060DB,112

Description
Counter IC 14-STG RC BINARY
Categorylogic    logic   
File Size834KB,26 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74HC4060DB,112 Overview

Counter IC 14-STG RC BINARY

74HC4060DB,112 Parametric

Parameter NameAttribute value
Brand NameNexperia
Is it Rohs certified?conform to
MakerNexperia
Parts packaging codeSSOP1
package instructionSSOP-16
Contacts16
Manufacturer packaging codeSOT338-1
Reach Compliance Codecompliant
Samacsys Description74HC(T)4060 - 14-stage binary ripple counter with oscillator@en-us
Other featuresOUTPUTS FROM 10 STAGES AVAILABLE
Counting directionUP
seriesHC/UH
JESD-30 codeR-PDSO-G16
JESD-609 codee4
length6.2 mm
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Operating modeASYNCHRONOUS
Humidity sensitivity level1
Number of digits14
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)450 ns
Maximum seat height2 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
Trigger typePOSITIVE EDGE
width5.3 mm
minfmax24 MHz
Base Number Matches1
74HC4060; 74HCT4060
14-stage binary ripple counter with oscillator
Rev. 4 — 10 February 2016
Product data sheet
1. General description
The 74HC4060; 74HCT4060 is a 14-stage ripple-carry counter/divider and oscillator with
three oscillator terminals (RS, RTC and CTC), ten buffered parallel outputs (Q3 to Q9 and
Q11 to Q13) and an overriding asynchronous master reset (MR). The oscillator
configuration allows design of either RC or crystal oscillator circuits. The oscillator may be
replaced by an external clock signal at input RS. In this case, keep the oscillator pins
(RTC and CTC) floating. The counter advances on the HIGH-to-LOW transition of RS. A
HIGH level on MR clears all counter stages and forces all outputs LOW, independent of
the other input conditions. Inputs include clamp diodes. This enables the use of current
limiting resistors to interface inputs to voltages in excess of V
CC
.
2. Features and benefits
All active components on chip
RC or crystal oscillator configuration
Complies with JEDEC standard no. 7 A
Input levels:
For 74HC4060: CMOS level
For 74HCT4060: TTL level
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and from
40 C
to +125
C
3. Applications
Control counters
Timers
Frequency dividers
Time-delay circuits

74HC4060DB,112 Related Products

74HC4060DB,112 74HC4060N,652 74HC4060DB,118 74HCT4060D,652
Description Counter IC 14-STG RC BINARY Counter IC 14ST BIN COUNTER/DIV RIPPLE-CARRY W/OSC Counter IC 14-STG RC BINARY Counter IC 14-STAGE RC BINARY
Brand Name Nexperia - Nexperia Nexperia
Is it Rohs certified? conform to - conform to conform to
Maker Nexperia - Nexperia Nexperia
Parts packaging code SSOP1 - SSOP1 SOP
package instruction SSOP-16 - SSOP-16 SOP-16
Contacts 16 - 16 16
Manufacturer packaging code SOT338-1 - SOT338-1 SOT109-1
Reach Compliance Code compliant - compliant compliant
Samacsys Description 74HC(T)4060 - 14-stage binary ripple counter with oscillator@en-us - 74HC(T)4060 - 14-stage binary ripple counter with oscillator@en-us 74HC(T)4060 - 14-stage binary ripple counter with oscillator@en-us
Other features OUTPUTS FROM 10 STAGES AVAILABLE - OUTPUTS FROM 10 STAGES AVAILABLE OUTPUTS FROM 10 STAGES AVAILABLE
Counting direction UP - UP UP
series HC/UH - HC/UH HCT
JESD-30 code R-PDSO-G16 - R-PDSO-G16 R-PDSO-G16
JESD-609 code e4 - e4 e4
length 6.2 mm - 6.2 mm 9.9 mm
Load/preset input YES - YES YES
Logic integrated circuit type BINARY COUNTER - BINARY COUNTER BINARY COUNTER
Operating mode ASYNCHRONOUS - ASYNCHRONOUS ASYNCHRONOUS
Humidity sensitivity level 1 - 1 1
Number of digits 14 - 14 14
Number of functions 1 - 1 1
Number of terminals 16 - 16 16
Maximum operating temperature 125 °C - 125 °C 125 °C
Minimum operating temperature -40 °C - -40 °C -40 °C
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SSOP - SSOP SOP
Package shape RECTANGULAR - RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, SHRINK PITCH - SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 - 260 260
propagation delay (tpd) 450 ns - 450 ns 99 ns
Maximum seat height 2 mm - 2 mm 1.75 mm
Maximum supply voltage (Vsup) 6 V - 6 V 5.5 V
Minimum supply voltage (Vsup) 2 V - 2 V 4.5 V
Nominal supply voltage (Vsup) 5 V - 5 V 5 V
surface mount YES - YES YES
technology CMOS - CMOS CMOS
Temperature level AUTOMOTIVE - AUTOMOTIVE AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) - Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING - GULL WING GULL WING
Terminal pitch 0.65 mm - 0.65 mm 1.27 mm
Terminal location DUAL - DUAL DUAL
Maximum time at peak reflow temperature 30 - 30 30
Trigger type POSITIVE EDGE - POSITIVE EDGE POSITIVE EDGE
width 5.3 mm - 5.3 mm 3.9 mm
minfmax 24 MHz - 24 MHz 20 MHz
Base Number Matches 1 1 1 1
Urgently looking for experts
I am a novice using DE2 board. I don't know how to configure the pins when designing NIOS2 core. After adding FLASH, how to define the pins of the system edited in the schematic editing environment? I...
Andy22 Embedded System
Antenna gain calculation method
[size=4] Gain refers to the ratio of the power density of the signal generated by the actual antenna and the ideal radiating unit at the same point in space under the condition of equal input power. I...
Jacktang RF/Wirelessly
Calling HCI_SetCallback in bthcsr.dll in Bluetooth driver
I would like to ask experts, how is HCI_SetCallback called in bthcsr.dll? I have no idea, please help and advise....
guqiaoling Embedded System
Ask a question about verilog shift register
module test(CLK,STB,DATA,DOUT);input CLK,STB,DATA;output[7:0] DOUT ; reg[7:0] DOUT;reg[7:0] shifter;reg[7:0] bufferreg ;reg datacoming;reg[2:0] count;//initializeinitialbegincount = 0;datacoming = 0;b...
lilianglaoding FPGA/CPLD
Need help with detailed pinout information for lm733cn
I didn't find the pinout details of lm733cn on Baidu. Thanks to all the experts....
DZXX123 stm32/stm8
Using CPLD to connect DSP and PLX9054
[b]Abstract: [/b]This paper introduces the system design method of using CPLD to realize high-speed data transmission between DSP chip TMS320C6711b and PCI bridge chip PLX9054, and gives the correspon...
maker FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2292  1468  939  2845  479  47  30  19  58  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号