EEWORLDEEWORLDEEWORLD

Part Number

Search

VW3A3202

Description
I/O module EXTENDED I/O OPTION CARD TV71
CategoryMechanical and electronic products    I/O module   
File Size182KB,3 Pages
ManufacturerSCHNEIDER ELECTRIC
Download Datasheet Parametric View All

VW3A3202 Online Shopping

Suppliers Part Number Price MOQ In stock  
VW3A3202 - - View Buy Now

VW3A3202 Overview

I/O module EXTENDED I/O OPTION CARD TV71

VW3A3202 Parametric

Parameter NameAttribute value
MakerSCHNEIDER ELECTRIC
Product CategoryI/O module
Shipping restrictionsMouser does not currently sell this product.
seriesVW3A32
Factory packaging quantity1
Product datasheet
Characteristics
VW3A3202
Main
Product or component type
Range compatibility
Extended I/O card
Altivar 61
Altivar 71
Altivar Lift
Altivar 61Q
Altivar 71Q
Internal supply for reference potentiometer, 10.5 V
DC (10...11 V) , <= 0.01 A, impedance: 1...10
kOhmfor overload and short-circuit protection
Internal supply, 24 V DC (21...27 V) , <= 0.2 Afor
overload and short-circuit protection
2
AI3-/Al3+ differential current programmable: 0...20
mA, impedance: 250 Ohm, sampling time: 4...6
ms, resolution: 11 bits + sign
AI4 software-configurable current: 0...20 mA,
impedance: 250 Ohm, sampling time: 4...6 ms,
resolution: 11 bits
AI4 software-configurable voltage: 0...10 V DC, 24
V max, impedance: 30000 Ohm, sampling time:
4...6 ms, resolution: 11 bits
2
AO2 software-configurable current: 0...20 mA,
impedance: 500 Ohm, sampling time: 4...6 ms,
resolution: 10 bits
AO3 software-configurable current: 0...20 mA,
impedance: 500 Ohm, sampling time: 4...6 ms,
resolution: 10 bits
AO2 software-configurable voltage: +/- 10 V DC,
impedance: 470 Ohm, sampling time: 4...6 ms,
resolution: 10 bits
AO3 software-configurable voltage: +/- 10 V DC,
impedance: 470 Ohm, sampling time: 4...6 ms,
resolution: 10 bits
5
(LO3, LO4) assignable logic, sampling time: 4...6
ms, compatible with level 1 PLC
(R4A, R4B, R4C) configurable relay logic
(LO3, LO4) negative
(LO3, LO4) positive
6
(RP) frequency control, , sampling time: 4...6 ms
(LI11...LI14) programmable, , compatible with
level 1 PLC, impedance: 3.5 kOhm, sampling
time: 4...6 ms
(LI11...LI14) negative state 0 >= 16 V state 1 <= 10
V
(LI11...LI14) positive state 0 <= 5 V state 1 >= 11 V
(RP) positive state 0 < 1.2 V state 1 >= 3.5 V
Supply
Analogue input number
Analogue input type
Analogue output number
Analogue output type
Discrete output number
Discrete output type
Discrete output logic
Discrete input number
Discrete input type
Discrete input logic
Complementary
Electrical durability
Discrete output voltage
Maximum output current
Minimum switching current
Maximum switching current
100000 cyclesfor configurable relay logicoutput(s)
24 V DC (voltage limits:<= 30 V) assignable logic
0.2 A, assignable logic
Configurable relay logic 3 mAfor 24 V DC
Configurable relay logic 5 Aat 250 V AC on resistive load, cos phi = 1
Configurable relay logic 5 Aat 30 V DC on resistive load, cos phi = 1
Configurable relay logic 1.5 Aat 250 V AC on inductive load, cos phi = 0.4 and L/R = 7
ms
Configurable relay logic 1.5 Aat 30 V DC on inductive load, cos phi = 0.4 and L/R = 7
ms
1/2
The information provided in this documentation contains general descriptions and/or technical characteristics of the performance of the products contained herein.
This documentation is not intended as a substitute for and is not to be used for determining suitability or reliability of these products for specific user applications.
It is the duty of any such user or integrator to perform the appropriate and complete risk analysis, evaluation and testing of the products with respect to the relevant specific application or use thereof.
Neither Schneider Electric Industries SAS nor any of its affiliates or subsidiaries shall be responsible or liable for misuse of the information contained herein.
DSP, FPGA clock line
I want to make a dual-port RAM or RAM in FPGA, but the DSP clock line is not introduced to the FPGA. What should I do? I have read some information and found that the DSP peripheral clock line is intr...
hitszjia FPGA/CPLD
Please help me to see how to display the 3D model normally.
I successfully imported the .step file into the PCB components, and matched the pins with the pads, etc. After compiling, I checked and found that the 3D model can be displayed normally. However, afte...
北方的狼吉 PCB Design
Chopper Op Amps and Their Noise
Reprinted from: deyisupport [align=left][color=#000] Chopper op amps provide lower offset voltage and also greatly reduce 1/f (flicker) noise. How does it do this? This short article discusses this to...
maylove Analogue and Mixed Signal
Baiding DE1-SOC data summary
[i=s]This post was last edited by Bai Ding on 2016-3-30 21:21[/i] There are always people who want video materials. I still prefer to read documents. However, this video material is quite good. I woul...
白丁 FPGA/CPLD
Application of FRAM in automobile driving recorder1
The data in China's car driving recorder should include two parts, one is the real-time data of the car (storing the data before and after the car accident), and the other is the historical data of th...
frozenviolet Automotive Electronics
In 2005, my country's computer product exports exceeded US$100 billion for the first time
Xinhuanet, Beijing, February 3 (Reporter Lei Min) In 2005, China's computer product exports reached 104.84 billion US dollars, exceeding 100 billion US dollars for the first time, and the proportion o...
rain MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2802  728  1153  1059  1519  57  15  24  22  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号