EEWORLDEEWORLDEEWORLD

Part Number

Search

LAN9355TI/ML

Description
Ethernet IC 3Port 10/100 Managed Ethernet Switch
CategoryWireless rf/communication    Telecom circuit   
File Size3MB,528 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Download user manual Parametric Compare View All

LAN9355TI/ML Overview

Ethernet IC 3Port 10/100 Managed Ethernet Switch

LAN9355TI/ML Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrochip
package instructionHVQCCN,
Reach Compliance Codecompliant
Factory Lead Time16 weeks
JESD-30 codeS-XQCC-N88
length12 mm
Number of functions1
Number of terminals88
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Filter levelTS 16949
Maximum seat height1 mm
Nominal supply voltage1.2 V
surface mountYES
Telecom integrated circuit typesETHERNET TRANSCEIVER
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width12 mm
LAN9355
3-Port 10/100 Managed Ethernet Switch with
Dual MII/RMII/Turbo MII
Highlights
• High performance 3-port switch with VLAN, QoS
packet prioritization, rate limiting, IGMP monitoring
and management functions
• Interfaces at up to 200Mbps via Turbo MII
• Integrated Ethernet PHYs with HP Auto-MDIX
• Compliant with Energy Efficient Ethernet 802.3az
• Wake on LAN (WoL) support
• Integrated IEEE 1588v2 hardware time stamp unit
• Cable diagnostic support
• 1.8V to 3.3V variable voltage I/O
• Integrated 1.2V regulator for single 3.3V operation
• Ports
- Port 0: MII MAC, MII PHY, RMII PHY, RMII MAC modes
- Port 1: Internal PHY, MII MAC, MII PHY, RMII MAC,
RMII PHY modes
- Port 2: Internal PHY
- 2 internal 10/100 PHYs with HP Auto-MDIX
support
-
-
-
-
-
-
-
-
-
-
200Mbps Turbo MII (PHY or MAC mode)
Fully compliant with IEEE 802.3 standards
10BASE-T and 100BASE-TX support
100BASE-FX support via external fiber transceiver
Full and half duplex support, full duplex flow control
Backpressure (forced collision) half duplex flow control
Automatic flow control based on programmable levels
Automatic 32-bit CRC generation and checking
Programmable interframe gap, flow control pause value
Auto-negotiation, polarity correction & MDI/MDI-X
Target Applications
Cable, satellite, and IP set-top boxes
Digital televisions & video recorders
VoIP/Video phone systems, home gateways
Test/Measurement equipment, industrial automation
• IEEE 1588v2 hardware time stamp unit
- Global 64-bit tunable clock
- Boundary clock: master / slave, one-step / two-step,
end-to-end / peer-to-peer delay
- Transparent Clock with Ordinary Clock:
master / slave, one-step / two-step, end-to-end / peer-
to-peer delay
- Fully programmable timestamp on TX or RX,
timestamp on GPIO
- 64-bit timer comparator event generation (GPIO or IRQ)
Key Benefits
• Ethernet Switch Fabric
- 32K buffer RAM, 512 entry forwarding table
- Port based IEEE 802.1Q VLAN support (16 groups)
- Programmable IEEE 802.1Q tag insertion/removal
• Comprehensive power management features
- 3 power-down levels
- Wake on link status change (energy detect)
- Magic packet wakeup, Wake on LAN (WoL), wake on
broadcast, wake on perfect DA
- Wakeup indicator event signal
-
-
-
-
IEEE 802.1D spanning tree protocol support
4 separate transmit queues available per port
Fixed or weighted egress priority servicing
QoS/CoS Packet prioritization
- Input priority determined by VLAN tag, DA lookup, TOS,
DIFFSERV or port default value
- Programmable Traffic Class map based on input priority
on per port basis
- Remapping of 802.1Q priority field on per port basis
- Programmable rate limiting at the ingress with coloring
and random early discard, per port / priority
- Programmable rate limiting at the egress with leaky
bucket algorithm, per port / priority
• Power and I/O
- Integrated power-on reset circuit
- Latch-up performance exceeds 150mA
per EIA/JESD78, Class II
- JEDEC Class 3A ESD performance
- Single 3.3V power supply
(integrated 1.2V regulator)
- IGMP v1/v2/v3 monitoring for Multicast packet filtering
- Programmable broadcast storm protection with global %
control and enable per port
- Programmable buffer usage limits
- Dynamic queues on internal memory
- Programmable filter by MAC address
• Additional Features
- Multifunction GPIOs
- Ability to use low cost 25MHz crystal for reduced BOM
• Packaging
- Pb-free RoHS compliant 88-pin QFN or 80-pin TQFP-
EP
• Switch Management
- Port mirroring/monitoring/sniffing: ingress and/or egress
traffic on any port or port pair
- Fully compliant statistics (MIB) gathering counters
• Available in commercial and industrial temp. ranges
2015 Microchip Technology Inc.
DS00001927A-page 1

LAN9355TI/ML Related Products

LAN9355TI/ML LAN9355T-ML LAN9355T-PT LAN9355TI/PT LAN9355/ML LAN9355I/PT
Description Ethernet IC 3Port 10/100 Managed Ethernet Switch Ethernet ICs 3Port 10/100 Managed Ethernet Switch Ethernet ICs 3Port 10/100 Managed Ethernet Switch Ethernet ICs 3Port 10/100 Managed Ethernet Switch Ethernet IC 3Port 10/100 Managed Ethernet Switch Ethernet IC 3Port 10/100 Managed Ethernet Switch
Is it Rohs certified? conform to - - conform to conform to conform to
Maker Microchip - - Microchip Microchip Microchip
package instruction HVQCCN, - - HTFQFP, HVQCCN, HTFQFP,
Reach Compliance Code compliant - - compliant compliant compliant
Factory Lead Time 16 weeks - - 16 weeks 16 weeks 30 weeks
JESD-30 code S-XQCC-N88 - - S-PQFP-G80 S-XQCC-N88 S-PQFP-G80
length 12 mm - - 12 mm 12 mm 12 mm
Number of functions 1 - - 1 1 1
Number of terminals 88 - - 80 88 80
Maximum operating temperature 85 °C - - 85 °C 70 °C 85 °C
Package body material UNSPECIFIED - - PLASTIC/EPOXY UNSPECIFIED PLASTIC/EPOXY
encapsulated code HVQCCN - - HTFQFP HVQCCN HTFQFP
Package shape SQUARE - - SQUARE SQUARE SQUARE
Package form CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE - - FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius) NOT SPECIFIED - - NOT SPECIFIED NOT SPECIFIED 260
Filter level TS 16949 - - TS 16949 TS 16949 TS 16949
Maximum seat height 1 mm - - 1.2 mm 1 mm 1.2 mm
Nominal supply voltage 1.2 V - - 1.2 V 1.2 V 1.2 V
surface mount YES - - YES YES YES
Telecom integrated circuit types ETHERNET TRANSCEIVER - - ETHERNET TRANSCEIVER ETHERNET TRANSCEIVER ETHERNET TRANSCEIVER
Temperature level INDUSTRIAL - - INDUSTRIAL COMMERCIAL INDUSTRIAL
Terminal form NO LEAD - - GULL WING NO LEAD GULL WING
Terminal pitch 0.5 mm - - 0.5 mm 0.5 mm 0.5 mm
Terminal location QUAD - - QUAD QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED - - NOT SPECIFIED NOT SPECIFIED 30
width 12 mm - - 12 mm 12 mm 12 mm

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2167  89  679  1381  1172  44  2  14  28  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号