IP Core Supported Combinations of Number of Lanes and Data Rate....................................1-2
IP Core Theoretical Raw Aggregate Bandwidth.......................................................................... 1-2
Device Family Support................................................................................................................................ 1-3
IP Core Verification..................................................................................................................................... 1-3
Performance and Resource Utilization..................................................................................................... 1-4
Adding the Reconfiguration Controller......................................................................................2-13
Adding the External PLL...............................................................................................................2-15
Compiling the Full Design and Programming the FPGA.................................................................... 2-17
Creating a Signal Tap Debug File to Match Your Design Hierarchy ..................................................2-17
®
100G Interlaken IP Core Parameter Settings..................................................... 3-1
Number of Lanes.......................................................................................................................................... 3-1
Meta Frame Length in Words.....................................................................................................................3-2
Data Rate....................................................................................................................................................... 3-2
Transfer Mode Selection..............................................................................................................................3-6
Data Format.................................................................................................................................................. 3-7
Interlaken is a high-speed serial communication protocol for chip-to-chip packet transfers. The Altera
®
100G Interlaken MegaCore function implements the
Interlaken Protocol Specification, Revision 1.2 .
It
supports specific combinations of number of lanes (12 or 24) and lane rates from 6.25 gigabits per second
(Gbps) to 12.5 Gbps, on Stratix
®
V, Arria
®
V GZ, and Arria 10 devices, providing raw bandwidth of
123.75 Gbps to 150 Gbps.
Interlaken provides low I/O count compared to earlier protocols, supporting scalability in both number of
lanes and lane speed. Other key features include flow control, low overhead framing, and extensive
integrity checking. The 100G Interlaken MegaCore function incorporates a physical coding sublayer
(PCS), a physical media attachment (PMA), and a media access control (MAC) block.
Figure 1-1: Typical Interlaken Application
Traffic
Management
Up to
150 Gbps
Interlaken
Interlaken
Interlaken
Interlaken
Switch
Fabric
FPGA/
ASIC
FPGA/
ASIC
Packet
Processing
Up to
150 Gbps
Interlaken
FPGA/
ASIC
To Line
Interface
Ethernet
MAC/Framer
Related Information
•
100G Interlaken MegaCore Function User Guide Archives
on page 11-1
•
Introduction to Altera IP Cores
Provides general information about all Altera FPGA IP cores, including parameterizing, generating,
upgrading, and simulating IP cores.
•
Creating Version-Independent IP and Qsys Simulation Scripts
Create simulation scripts that do not require manual updates for software or IP version upgrades.
•
Project Management Best Practices
Guidelines for efficient management and portability of your project and IP files.
•
Interlaken Protocol Specification, Revision 1.2
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of
Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current
specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice.
Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information
and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
[size=14px]1. Memory Mode[/size][align=left][size=14px][size=2]The TMS320C2X/C5X fixed-point processor has two types of memory: program memory and data memory. The program memory mainly contains execu...
Reposted from: The famous PCB brother [align=left][color=rgb(62, 62, 62)]I don't know how many D friends have seen the picture below. [/color][/align] [align=left][color=rgb(62, 62, 62)]Yes, I can onl...
Get the MSP432P401R evaluation board v1.0 (please note that the hardware schematic diagram currently found on the Texas Instruments official website is v2.0, and the serial port pins of v1.0 are RXD a...
With the promotion of the construction of intelligent communities in the country, anti-theft systems have become essential equipment for intelligent communities. Especially in recent years, the urg...[Details]
As LEDs continue to improve in almost every aspect of performance and cost, LED lighting is being used in an increasingly wide range of applications, among which LED street lights are a focus of in...[Details]
1. Principle of displacement angle sensor
The angle sensor is used to detect angles. It has a hole in its body that fits the LEGO axle. When connected to the RCX, the angle sensor counts once ...[Details]
1 Introduction
Intelligent control instruments are one of the most commonly used controllers in industrial control. They are mainly aimed at a specific parameter (such as pressure, tempera...[Details]
We know that the inverter consists of two parts: the main circuit and the control circuit. Due to the nonlinearity of the main circuit (switching action), the inverter itself is a source of harmoni...[Details]
According to the Industrial Technology Research Institute of Taiwan, due to factors such as the oil crisis and global warming, the issues of energy conservation and environmental protection have at...[Details]
Corelink Semiconductor has launched the CL1100-based 5-7W E27 LED lighting driver system solution DB2. This driver module meets the requirements of small size (L×W×H=5.1cm×2.1cm×1.8cm), low standby...[Details]
D5026A is a driver IC designed by Shanghai Debei Electronics for energy-saving LED display screens. Its design concept is energy-saving and compatible with existing solutions, that is, it can be ...[Details]
With the widespread application of new services and technologies in the communications industry, the scale and capacity of operators' network construction are getting larger and larger, and the ris...[Details]
A few days ago, I bought an 8LED flashlight in the market (the flashlight uses No. 5 batteries). Because I had other things to do, I didn't pay attention when purchasing it. When I got home and use...[Details]
Introduction
my country's rapid economic growth is mainly due to the development of manufacturing and the acceleration of urbanization. However, urbanization cannot be achieved at the expense ...[Details]
1. Fully understand the design requirements of all parties and determine the appropriate solution.
When starting a hardware development project, the original driving force will come from many a...[Details]
1 Introduction
The stepper motor is an actuator of an open-loop servo motion system, which is controlled in a pulse mode and outputs angular displacement. Compared with AC servo motors and DC servo ...[Details]
Stepper motors, also called steppers, use the principles of electromagnetism to convert electrical energy into mechanical energy and have been used since the 1920s. With the increasing popularity o...[Details]
1. Basic principles of organic/polymer solar cells
The basic principle of organic/polymer solar cells is to use the photovoltaic effect generated by light incident on the heterojunction of sem...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
