NXP Semiconductors
Data Sheet: Technical Data
Document Number: IMXRT1060CEC
Rev. 0.1, 04/2019
MIMXRT1061DVL6A
MIMXRT1061DVJ6A
MIMXRT1062DVL6A
MIMXRT1062DVJ6A
i.MX RT1060 Crossover
Processors for Consumer
Products
Package Information
Plastic Package
196-pin MAPBGA, 10 x 10 mm, 0.65 mm pitch
196-pin MAPBGA, 12 x 12 mm, 0.8 mm pitch
Ordering Information
See
Table 1 on page 6
1
i.MX RT1060 Introduction
1. i.MX RT1060 Introduction . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1. Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
1.2. Ordering information . . . . . . . . . . . . . . . . . . . . . . . 6
2. Architectural Overview . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
3. Modules List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
3.1. Special signal considerations . . . . . . . . . . . . . . . 17
3.2. Recommended connections for unused analog
interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
4. Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 20
4.1. Chip-Level conditions . . . . . . . . . . . . . . . . . . . . . 20
4.2. System power and clocks . . . . . . . . . . . . . . . . . . 27
4.3. I/O parameters . . . . . . . . . . . . . . . . . . . . . . . . . . 32
4.4. System modules . . . . . . . . . . . . . . . . . . . . . . . . . 38
4.5. External memory interface . . . . . . . . . . . . . . . . . 43
4.6. Display and graphics . . . . . . . . . . . . . . . . . . . . . . 53
4.7. Audio . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
4.8. Analog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
4.9. Communication interfaces . . . . . . . . . . . . . . . . . . 66
4.10. Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
5. Boot mode configuration . . . . . . . . . . . . . . . . . . . . . . . . 81
5.1. Boot mode configuration pins . . . . . . . . . . . . . . . 81
5.2. Boot device interface allocation . . . . . . . . . . . . . . 81
6. Package information and contact assignments . . . . . . . 86
6.1. 10 x 10 mm package information . . . . . . . . . . . . 86
6.2. 12 x 12 mm package information . . . . . . . . . . . . 98
7. Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
The i.MX RT1060 is a new processor family featuring
NXP’s advanced implementation of the Arm
Cortex®-M7 core, which operates at speeds up to 600
MHz to provide high CPU performance and best
real-time response.
The i.MX RT1060 processor has 1 MB on-chip RAM.
512 KB can be flexibly configured as TCM or general
purpose on-chip RAM, while the other 512 KB is
general-purpose on-chip RAM. The i.MX RT1060
integrates advanced power management module with
DCDC and LDO that reduces complexity of external
power supply and simplifies power sequencing. The
i.MX RT1060 also provides various memory interfaces,
including SDRAM, RAW NAND FLASH, NOR
FLASH, SD/eMMC, Quad SPI, and a wide range of
other interfaces for connecting peripherals, such as
WLAN, Bluetooth™, GPS, displays, and camera
sensors. The i.MX RT1060 has rich audio and video
features, including LCD display, basic 2D graphics,
camera interface, SPDIF, and I2S audio interface. The
NXP reserves the right to change the production detail specifications as may be required
to permit improvements in the design of its products.
i.MX RT1060 Introduction
i.MX RT1060 has analog interfaces, such as ADC, ACMP, and TSC.
The i.MX RT1060 is specifically useful for applications such as:
• Industrial Human Machine Interfaces (HMI)
• Motor Control
• Home Appliance
1.1
Features
The i.MX RT1060 processors are based on Arm Cortex-M7 MPCore™ Platform, which has the
following features:
• Supports single Arm Cortex-M7 MPCore with:
— 32 KB L1 Instruction Cache
— 32 KB L1 Data Cache
— Full featured Floating Point Unit (FPU) with support of the VFPv5 architecture
— Support the Armv7-M Thumb instruction set
• Integrated MPU, up to 16 individual protection regions
• Tightly coupled GPIOs, operating at the same frequency as Arm
• Up to 512 KB I-TCM and D-TCM in total
• Frequency of 600 MHz
• Cortex M7 CoreSight™ components integration for debug
• Frequency of the core, as per
Table 10, "Operating ranges," on page 22.
The SoC-level memory system consists of the following additional components:
— Boot ROM (128 KB)
— On-chip RAM (1 MB)
– 512 KB OCRAM shared between ITCM/DTCM and OCRAM
– Dedicate 512 KB OCRAM
• External memory interfaces:
— 8/16-bit SDRAM, up to SDRAM-133/SDRAM-166
— 8/16-bit SLC NAND FLASH, with ECC handled in software
— SD/eMMC
— SPI NOR FLASH
— Parallel NOR FLASH with XIP support
— Two single/dual channel Quad SPI FLASH with XIP support
• Timers and PWMs:
— Two General Programmable Timers (GPT)
– 4-channel generic 32-bit resolution timer for each
– Each support standard capture and compare operation
— Four Periodical Interrupt Timers (PIT)
i.MX RT1060 Crossover Processors for Consumer Products, Rev. 0.1, 04/2019
2
NXP Semiconductors
i.MX RT1060 Introduction
– Generic 32-bit resolution timer
– Periodical interrupt generation
— Four Quad Timers (QTimer)
– 4-channel generic 16-bit resolution timer for each
– Each support standard capture and compare operation
– Quadrature decoder integrated
— Four FlexPWMs
– Up to 8 individual PWM channels per each
– 16-bit resolution PWM suitable for Motor Control applications
— Four Quadrature Encoder/Decoders
Each i.MX RT1060 processor enables the following interfaces to external devices (some of them are
muxed and not available simultaneously):
• Display Interface:
— Parallel RGB LCD interface
– Support 8/16/24 bit interface
– Support up to WXGA resolution
– Support Index color with 256 entry x 24 bit color LUT
– Smart LCD display with 8/16-bit MPU/8080 interface
• Audio:
— S/PDIF input and output
— Three synchronous audio interface (SAI) modules supporting I2S, AC97, TDM, and
codec/DSP interfaces
— MQS interface for medium quality audio via GPIO pads
• Generic 2D graphics engine:
— BitBlit
— Flexible image composition options—alpha, chroma key
— Porter-duff blending
— Image rotation (90
, 180
, 270
)
— Image size
— Color space conversion
— Multiple pixel format support (RGB, YUV444, YUV422, YUV420, YUV400)
— Standard 2D-DMA operation
• Camera sensors:
— Support 24-bit, 16-bit, and 8-bit CSI input
• Connectivity:
— Two USB 2.0 OTG controllers with integrated PHY interfaces
— Two Ultra Secure Digital Host Controller (uSDHC) interfaces
i.MX RT1060 Crossover Processors for Consumer Products, Rev. 0.1, 04/2019
NXP Semiconductors
3
i.MX RT1060 Introduction
•
– MMC 4.5 compliance with HS200 support up to 200 MB/sec
– SD/SDIO 3.0 compliance with 200 MHz SDR signaling to support up to 100 MB/sec
– Support for SDXC (extended capacity)
— Two 10/100M Ethernet controller with support for IEEE1588
— Eight universal asynchronous receiver/transmitter (UARTs) modules
— Four I2C modules
— Four SPI modules
— Two FlexCAN modules
— One FlexCAN (with Flexible Data-Rate supported)
— Three FlexIO modules
GPIO and Pin Multiplexing:
— General-purpose input/output (GPIO) modules with interrupt capability
— Input/output multiplexing controller (IOMUXC) to provide centralized pad control
The i.MX RT1060 processors integrate advanced power management unit and controllers:
• Full PMIC integration, including on-chip DCDC and LDO
• Temperature sensor with programmable trim points
• GPC hardware power management controller
The i.MX RT1060 processors support the following system debug:
• Arm CoreSight debug and trace architecture
• Trace Port Interface Unit (TPIU) to support off-chip real-time trace
• Cross Triggering Interface (CTI)
• Support for 5-pin (JTAG) and SWD debug interfaces
The i.MX RT1060 processors support the following analog interfaces:
• Two Analog-Digital-Converters (ADC), 16-channel for each, 20-channel in total
• Four Analog Comparators (ACMP)
Security functions are enabled and accelerated by the following hardware:
• High Assurance Boot (HAB)
• Data Co-Processor (DCP):
— AES-128, ECB, and CBC mode
— SHA-1 and SHA-256
— CRC-32
• Bus Encryption Engine (BEE)
— AES-128, ECB, and CTR mode
— On-the-fly QSPI Flash decryption
• True random number generation (TRNG)
• Secure Non-Volatile Storage (SNVS)
i.MX RT1060 Crossover Processors for Consumer Products, Rev. 0.1, 04/2019
4
NXP Semiconductors
i.MX RT1060 Introduction
•
— Secure real-time clock (RTC)
— Zero Master Key (ZMK)
Secure JTAG Controller (SJC)
NOTE
The actual feature set depends on the part numbers as described in
Table 1.
Functions such as display and camera interfaces, connectivity interfaces,
and security features are not offered on all derivatives.
i.MX RT1060 Crossover Processors for Consumer Products, Rev. 0.1, 04/2019
NXP Semiconductors
5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
