EEWORLDEEWORLDEEWORLD

Part Number

Search

8SLVS1118NLGI8

Description
Clock buffer1:18, 2.5V, 3.3V selectable LVPECL or LVDS Fanout buffer
Categorysemiconductor    The clock and timer IC    The clock buffer   
File Size679KB,25 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

8SLVS1118NLGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8SLVS1118NLGI8 - - View Buy Now

8SLVS1118NLGI8 Overview

Clock buffer1:18, 2.5V, 3.3V selectable LVPECL or LVDS Fanout buffer

8SLVS1118NLGI8 Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology, Inc.)
Product Categoryclock buffer
series8SLVS1118
Number of outputs18 Output
Maximum input frequency2 GHz
Propagation Delay—Max.400 ps
Supply voltage - max.3.465 V
Supply voltage - min.2.375 V
Minimum operating temperature- 40 C
Maximum operating temperature+ 85 C
Installation styleSMD/SMT
Package/boxVFQFN-48
EncapsulationReel
input typeLVCMOS, LVDS, LVPECL
Output typeLVDS/LVPECL
productClock Buffers
typeLow Skew, Low Additive Jitter
Working power current480 mA
Factory packaging quantity2000
1:18, Low Skew, Low Additive Jitter
LVDS/ LVPECL Fanout Buffer
8SLVS1118
Datasheet
Description
The 8SLVS1118 is a high-performance, low-power, differential
1:18 output fanout buffer. This highly versatile device is designed
for the fanout of high-frequency, very low additive phase-noise
clock and data signals. Guaranteed output-to-output and
part-to-part skew characteristics make the 8SLVS1118 ideal for
clock distribution applications that demand well-defined
performance and repeatability.
The device is characterized to operate from a 2.5V or 3.3V power
supply. The integrated bias voltage references enable easy
interfacing AC-coupled signals to the device inputs.
Features
1:18, low skew, low additive jitter LVPECL/LVDS fanout buffer
Low power consumption
Differential PCLK, nPCLK clock pair accepts the following
differential/single-ended input levels: LVDS, LVPECL, and
LVCMOS
Maximum input clock frequency: 2GHz
Propagation delay: 290ps (typical)
Output skew: 40ps (typical)
Low additive phase jitter, RMS: 39fs (typical),
Integration Range: 12kHz – 20MHz,
(f
REF
½
156.25MHz, V
PP
½
1V, V
DD
½
3.3V)
Full 2.5V and 3.3V supply voltage modes
Device current consumption: 180mA (typical) IEE for LVPECL
output mode, 400mA (typical) IDD for LVDS output mode
48-VFQFN, lead-free (RoHS 6) packaging
Transistor count: 1762
-40°C to +85°C ambient operating temperature
Supports case temperature up to 105°C
Block Diagram
8SLV1118I
Q0
nQ0
Q1
nQ1
Q2
nQ2
.
.
.
51k
PCLK
nPCLK
Pull-down
Pull-up /
Pull-down
51k
51k
Q17
nQ17
Voltage
Reference
VREF
SEL_LVDS
Pull-down
51k
©2017 Integrated Device Technology, Inc.
1
July 17, 2017

8SLVS1118NLGI8 Related Products

8SLVS1118NLGI8 8SLVS1118NLGI/W
Description Clock buffer1:18, 2.5V, 3.3V selectable LVPECL or LVDS Fanout buffer Clock buffer1:18, 2.5V, 3.3V selectable LVPECL or LVDS Fanout buffer
Maker IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
Product Category clock buffer clock buffer
series 8SLVS1118 8SLVS1118
Number of outputs 18 Output 18 Output
Maximum input frequency 2 GHz 2 GHz
Propagation Delay—Max. 400 ps 400 ps
Supply voltage - max. 3.465 V 3.465 V
Supply voltage - min. 2.375 V 2.375 V
Minimum operating temperature - 40 C - 40 C
Maximum operating temperature + 85 C + 85 C
Installation style SMD/SMT SMD/SMT
Package/box VFQFN-48 VFQFN-48
Encapsulation Reel Reel
input type LVCMOS, LVDS, LVPECL LVCMOS, LVDS, LVPECL
Output type LVDS/LVPECL LVDS/LVPECL
product Clock Buffers Clock Buffers
type Low Skew, Low Additive Jitter Low Skew, Low Additive Jitter
Working power current 480 mA 480 mA
Factory packaging quantity 2000 2000
How can I print the contents to a file in Tcl language, as shown in the example in the text?
How do I print the contents to a file in Tcl ? For example, the following sentence: puts [ format "%40s%13s%13s%13s" "name" "num" "code" "com"] will print the corresponding characters in the modelsim ...
eeleader FPGA/CPLD
TPS54260
[i=s]This post was last edited by tclone on 2017-6-14 15:04[/i] I got a TPS54260 test version from TI. I found a problem and need some advice: When I convert 12V to 5V and connect the output to a resi...
tclone TI Technology Forum
Portable heart rate monitor based on Renesas RL78G14 Creative Progress Post-3, Expansion Board Schematic Diagram, Attached Original File
Recently, I have been looking at information and looking for pin positions, mainly for various module interfaces. It must be compatible with the official board and ensure easy wiring in the future. Th...
shower.xu Renesas Electronics MCUs
RT-Thread uses printf or rt_kprintf function for serial port printing
1. To configure a serial port, it is omitted here.2. To configure and use printf,just add the following redirection code: //Support functions required by the standard librarystruct __FILE{int handle;}...
火辣西米秀 Domestic Chip Exchange
Switching power supply load regulation
[i=s]This post was last edited by paulhyde on 2014-9-15 09:15[/i] [i=s]This post was last edited by paulhyde on 2014-9-15 09:15[/i] Poor load capacity is not necessarily a problem of regulation rate. ...
buaa39029128 Electronics Design Contest
Find development software for ise foundation 10.1
I have been looking for ise foundation 10.1 or webpack development software for a long time. Does anyone have any that can provide me with the following? I am at school and it takes a lot of traffic t...
senorspring Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 583  1399  1652  668  434  12  29  34  14  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号