SI5341D-D08072-GM datasheet, PDF

Datasheet> All Categories > semiconductor> The clock and timer IC> The clock generator and supporting products> SI5341D-D08072-GM

Preview

SI5341D-D08072-GM: DescriptionClock generators and supporting productsUltra Low-Jitter, 10-Output, Any Frequency (<350MHz), Any Output, Clock Generator; Categorysemiconductor The clock and timer IC The clock generator and supporting products; File Size5MB，54 Pages; ManufacturerSilicon Labs; Websitehttps://www.silabs.com; Environmental Compliance

Download Datasheet Parametric View All

SI5341D-D08072-GM Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SI5341D-D08072-GM	-	-	View	Buy Now

SI5341D-D08072-GM Overview

Clock generators and supporting productsUltra Low-Jitter, 10-Output, Any Frequency (<350MHz), Any Output, Clock Generator

SI5341D-D08072-GM Parametric

Parameter Name	Attribute value
Maker	Silicon Labs
Product Category	Clock generators and supporting products
series	Si5341
type	Clock Generators
Maximum input frequency	750 MHz
Maximum output frequency	1028 MHz
Number of outputs	10 Output
Duty Cycle - Max	60 %
Working power voltage	1.8 V, 3.3 V
Working power current	115 mA, 120 mA
Minimum operating temperature	- 40 C
Maximum operating temperature	+ 85 C
Installation style	SMD/SMT
Package/box	QFN-64
Output type	CML, HCSL, LVCMOS, LVDS, LVPECL
product	Clocks
beat	90 fs
Factory packaging quantity	260
Supply voltage - max.	3.47 V
Supply voltage - min.	1.71 V

Preview

Download Datasheet

View All

Si5341/40 Rev D Data Sheet

Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock

Generator

The any-frequency, any-output Si5341/40 clock generators combine a wide-band PLL

with proprietary MultiSynth

™

fractional synthesizer technology to offer a versatile and

high performance clock generator platform. This highly flexible architecture is capable

of synthesizing a wide range of integer and non-integer related frequencies up to 1

GHz on 10 differential clock outputs while delivering sub-100 fs rms phase jitter per-

formance with 0 ppm error. Each of the clock outputs can be assigned its own format

and output voltage enabling the Si5341/40 to replace multiple clock ICs and oscillators

with a single device making it a true "clock tree on a chip."

The Si5341/40 can be quickly and easily configured using ClockBuilderPro software.

Custom part numbers are automatically assigned using a

ClockBuilder Pro

™

for fast,

free, and easy factory pre-programming or the Si5341/40 can be programmed via I2C

and SPI serial interfaces.

KEY FEATURES

• Generates any combination of output

frequencies from any input frequency

• Ultra-low jitter of 90 fs rms

• Input frequency range:

• External crystal: 25 to 54 MHz

• Differential clock: 10 to 750 MHz

• LVCMOS clock: 10 to 250 MHz

• Output frequency range:

• Differential: 100 Hz to 1028 MHz

• LVCMOS: 100 Hz to 250 MHz

• Highly configurable outputs compatible with

LVDS, LVPECL, LVCMOS, CML, and HCSL

with programmable signal amplitude

• Si5341: 4 input, 10 output, 64-QFN 9x9 mm

• Si5340: 4 input, 4 output, 44-QFN 7x7 mm

Applications:

• Clock tree generation replacing XOs, buffers, signal format translators

• Any-frequency clock translation

• Clocking for FPGAs, processors, memory

• Ethernet switches/routers

• OTN framers/mappers/processors

• Test equipment and instrumentation

• Broadcast video

25-54 MHz XTAL

4 Input

Clocks

IN0

IN1

IN2

OSC

÷INT

PLL

MultiSynth

÷INT

Zero Delay

OUT0

OUT1

Si5340

Up to 10

Output Clocks

OUT2

OUT3

OUT4

OUT5

OUT6

OUT7

Si5341

OUT8

OUT9

FB_IN

Status Flags

I2C / SPI

÷INT

Status Monitor

Control

NVM

÷INT

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.0

Si5341/40 Rev D Data Sheet

Functional Description

3. Functional Description

The Si5340/41-D combines a wide band PLL with next generation MultiSynth technology to offer the industry's most versatile and high

performance clock generator. The PLL locks to either an external

crystal

between XA/XB or to an external

clock

connected to XA/XB

or IN0, 1, 2. A fractional or integer multiplier takes the selected input clock or cystal frequency up to a very high frequency that is then

divided by the MultiSynth output stage to any frequency in the range of 100 Hz to 1 GHz on each output. The MultiSynth stage can

divide by both integer and fractional values. The high-resolution fractional MultiSynth dividers enable true any-frequency input to any-

frequency on any of the outputs. The output drivers offer flexible output formats which are independently configurable on each of the

outputs. This clock generator is fully configurable via its serial interface (I

C/SPI) and includes in-circuit programmable non-volatile

memory.

3.1 Power-up and Initialization

Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from

NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initializa-

tion period is complete. No clocks will be generated until the initialization is done. There are two types of resets available. A hard reset

is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be restored to

their initial state including the serial interface. A hard reset is initiated using the RSTb pin or by asserting the hard reset bit. A soft reset

bypasses the NVM download. It is simply used to initiate register configuration changes.

Power-Up

Hard Reset

bit asserted

RSTb

pin asserted

NVM download

Soft Reset

bit asserted

Initialization

Serial interface

ready

Figure 3.1. Si5341 Power-Up and Initialization

3.2 Frequency Configuration

The phase-locked loop is fully contained and does not require external loop filter components to operate. Its function is to phase lock to

the selected input and provide a common reference to the MultiSynth high-performance fractional dividers.

A crosspoint mux connects any of the MultiSynth divided frequencies to any of the outputs drivers. Additional output integer dividers

provide further frequency division by an even integer from 2 to (2^25)-2. The frequency configuration of the device is programmed by

setting the input dividers (P), the PLL feedback fractional divider (Mn/Md), the MultiSynth fractional dividers (Nn/Nd), and the output

integer dividers (R). Silicon Labs's ClockBuilder Pro configuration utility determines the optimum divider values for any desired input

and output frequency plan.

3.3 Inputs

The Si5340/41-D requires either an external crystal at its XA/XB pins or an external clock at XA/XB or IN0, 1, 2.

silabs.com

| Smart. Connected. Energy-friendly.

Rev. 1.0 | 4

Recommended Resources

Signal flow of hard disk circuit

Main circuit of YH912-II-100 speed regulating system

Novel hybrid BTL amplifier 02

Integrated voltage regulator application circuit commonly used in automobiles 03

Modified circuit diagram of transistor regulated power supply

High-speed TTL probe circuit

【Sample Show】Apply for samples: I haven't had a sample for a long time. I heard that TI is now strict about sample application. People who used 163, QQ and other email addresses before can no longer apply. I decisively applied for a...; ltbytyn TI Technology Forum

avr studio 5.1 help!!!: When creating a new project file for simulation, an error occurs: "target voltage seems to be below operating range for this device family. Make sure the target is powered on and try again." I have tr...; sbllj Microchip MCU

How to use GPIO to simulate I2C to operate EEPROM: The EEPROM datasheet has the following description: If you use GPIO to simulate I2C to operate the EEPROM, 1) How to distinguish whether it is Standard (100kHz) or Fast (400kHz)? 2) How to use the fol...; 喜鹊王子 TI Technology Forum

Freewheeling diode wiring problem for DC motor (12v/20A): The motor (12V/20A) is driven by a half-bridge, from (power supply +) -> (high side) -> (motor +) -> (motor negative) -> (power supply negative); all are covered with very wide copper foil. Question: ...; youn@g Analog electronics

I hope you can explain it to me in detail! ! ! ! ! !: p5 input terminal, sout output terminal, hope to get a detailed explanation (including the function of each component and the specific flow of the signal), thank you very much!!!...; sunclgogo MCU

Design of RS485-RS232 data module conversion based on PFGA: The working speed of rs485 is above 100Kbps, and the working speed of rs232 is above 1.2kbps. It mainly includes frequency division module, data extraction module, and serial output module. If possibl...; chenyu1234 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components