EEWORLDEEWORLDEEWORLD

Part Number

Search

dsPIC33CH128MP203-I/M5

Description
Digital Signal Processor and Controller-DSP, DSC 16 Bit DSC, Dual Core, 128K Flash, 16K+ 4K RAM, 100MHz, 36Pin
Categorysemiconductor    The embedded processor and controller    Digital signal processor and controller - DSP, DSC   
File Size5MB,809 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Download user manual Parametric View All

dsPIC33CH128MP203-I/M5 Overview

Digital Signal Processor and Controller-DSP, DSC 16 Bit DSC, Dual Core, 128K Flash, 16K+ 4K RAM, 100MHz, 36Pin

dsPIC33CH128MP203-I/M5 Parametric

Parameter NameAttribute value
MakerMicrochip
Product CategoryDigital Signal Processors and Controllers - DSP, DSC
Installation styleSMD/SMT
Package/boxUQFN-36
seriesdsPIC33CH
productDSCs
coredsPIC33CH
maximum clock frequency180 MHz, 200 MHz
Program memory size24 kB, 128 kB
Data RAM size4 kB, 16 kB
Working power voltage3 V to 3.6 V
Minimum operating temperature- 40 C
Maximum operating temperature+ 85 C
EncapsulationTube
Program memory typeFlash
Interface TypeCAN, I2C, I2S, SPI, UART
Data bus width16 bit
Instruction typeFixed/Floating Point
Number of cores2 Core
Number of timers/counters1 Timer
Factory packaging quantity73
Supply voltage - max.3.6 V
Supply voltage - min.3 V
watchdog timerWatchdog Timer
dsPIC33CH128MP508 FAMILY
28/36/48/64/80-Pin Dual Core, 16-Bit Digital Signal Controllers
with High-Resolution PWM and CAN Flexible Data (CAN FD)
Operating Conditions
• 3V to 3.6V, -40°C to +125°C:
- Master Core: DC to 90 MIPS
- Slave Core: DC to 100 MIPS
Power Management
• Low-Power Management Modes
(Sleep, Idle, Doze)
• Integrated Power-on Reset and Brown-out Reset
Core: Dual 16-Bit dsPIC33CH CPU
• Master/Slave Core Operation
• Independent Peripherals for Master Core and
Slave Core
• Dual Partition for Slave PRAM LiveUpdate
• Configurable Shared Resources for Master Core
and Slave Core
• Master Core with 64-128 Kbytes of Program
Flash with ECC and 16K RAM
• Slave Core with 24 Kbytes of Program RAM
(PRAM) with ECC and 4K Data Memory RAM
• Fast 6-Cycle Divide
• Message Boxes and FIFO to Communicate
Between Master and Slave (MSI)
• Code Efficient (C and Assembly) Architecture
• 40-Bit Wide Accumulators
• Single-Cycle (MAC/MPY) with Dual Data Fetch
• Single-Cycle, Mixed-Sign MUL Plus Hardware
Divide
• 32-Bit Multiply Support
• Five Sets of Interrupt Context Selected Registers
and Accumulators per Core for Fast Interrupt
Response
• Zero Overhead Looping
High Resolution PWM with Fine Edge
Placement
• Up to 12 PWM Channels:
- Four channels for Master
- Eight channels for Slave
• 250 ps PWM Resolution
• Applications Include:
- DC/DC Converters
- AC/DC power supplies
- Uninterruptable Power Supply (UPS)
- Motor Control: BLDC, PMSM, SR, ACIM
Timers/Output Compare/Input Capture
• Two General Purpose 16-Bit Timers:
- One each for Master and Slave
• Peripheral Trigger Generator (PTG) Module:
- One module for Master
- Slave can interrupt on select PTG sources
- Useful for automating complex sequences
• 12 SCCP Modules:
- Eight modules for Master
- Four modules for Slave
- Timer, Capture/Compare and PWM Modes
- 16 or 32-bit time base
- 16 or 32-bit capture
- 4-deep capture buffer
- Fully Asynchronous Operation, Available in
Sleep Modes
Clock Management
• Internal Oscillator
• Programmable PLLs and Oscillator Clock
Sources
• Master Reference Clock Output
• Slave Reference Clock Output
• Fail-Safe Clock Monitor (FSCM)
• Fast Wake-up and Start-up
• Backup Internal Oscillator
• LPRC Oscillator
2017-2018 Microchip Technology Inc.
DS70005319B-page 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1114  1758  1800  263  2515  23  36  37  6  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号