NCP51530
High and Low Side Gate
Driver, High Performance,
700 V, with 3.5 A Source
and 3 A Sink Currents
NCP51530 is a 700 V high side and low side driver with 3.5 A
source & 3 A sink current drive capability for AC−DC power supplies
and inverters. NCP51530 offers best in class propagation delay, low
quiescent current and low switching current at high frequencies of
operation. This device is tailored for highly efficient power supplies
operating at high frequencies. NCP51530 is offered in two versions,
NCP51530A/B. NCP51530A has a typical 60 ns propagation delay,
while NCP51530B has a typical propagation delay of 25 ns.
NCP51530 comes in SOIC8 and DFN10 packages.
Features
www.onsemi.com
MARKING
DIAGRAMS
1
SOIC−8
D SUFFIX
CASE 751−07
8
NCP51530x
ALYW
G
1
1
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
High voltage range: Up to 700 V
NCP51530A: Typical 60 ns Propagation Delay
NCP51530B: Typical 25 ns Propagation Delay
Low Quiescent and Operating Currents
15 ns Max Rise and Fall Time
3.5 A Source / 3 A Sink Currents
Under−voltage Lockout for Both Channels
3.3 V and 5 V Input Logic Compatible
High dv/dt Immunity up to 50 V/ns
Pin to Pin Compatible with Industry Standard Half−bridge ICs.
Matched Propagation Delay (7 ns Max)
High Negative Transient Immunity on Bridge Pin
DFN10 Package Offers Both Improved Creepage and Exposed Pad
High−density SMPS for Servers, Telecom and Industrial
Half/Full−bridge & LLC Converters
Active Clamp Flyback/Forward Converters
Solar Inverters & Motor Controls
Electric Power Steering
DFN10
MN SUFFIX
CASE 506DJ
NCP51530
x
A
WL
YY
WW
G
51530x
ALYWG
G
= Specific Device Code
= A or B version
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
(Note: Microdot may be in either location)
PINOUT INFORMATION
HIN
LIN
GND
LO
1
VB
HO
HB
VCC
Applications
8 Pin Package
(Top View)
VCC
HIN
LIN
GND
GND
1
VB
HO
HB
NC
LO
10 Pin DFN Package
(Top View)
ORDERING INFORMATION
See detailed ordering and shipping information on page 22 of
this data sheet.
©
Semiconductor Components Industries, LLC, 2018
November, 2018
−
Rev. 2
1
Publication Order Number:
NCP51530/D
NCP51530
VCC
VB
UV
Detect
HIN
Pulse
Trigg er
r
UV
DETECT
HB
Level
Shifter
S
R
Q
Q
HO
VCC
LIN
r
DELAY
LO
GND
Figure 3. Internal Block Diagram for NCP51530
Table 3. ABSOLUTE MAXIMUM RATINGS
All voltages are referenced to GND pin.
Rating
Input voltage range
High side boot pin voltage
High side floating voltage
High side drive output voltage
Low side drive output voltage
Allowable hb slew rate
Drive input voltage
Junction temperature
Storage temperature range
ESD Capability (Note 1)
Human Body Model per JEDEC Standard JESD22−A114E.
Charge Device Model per JEDEC Standard JESD22−C101E.
Lead Temperature Soldering
Reflow (SMD Styles ONLY), Pb−Free Versions (Note 2)
Symbol
V
CC
V
B
V
B
−V
HB
V
HO
V
LO
dV
HB
/dt
V
LIN
,
V
HIN
T
J(MAX)
T
STG
Value
−0.3
to 20
−0.3
to 720
−0.3
to 20
V
HB
– 0.3 to V
B
+ 0.3
−0.3
to V
CC
+ 0.3
50
−5
to V
CC
+ 0.3
150°
−55°
to 150°
4000
1000
260
Unit
V
V
V
V
V
V/ns
V
C
C
V
°C
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. This device series incorporates ESD protection and is tested by the following methods. ESD Human Body Model tested per
AEC−Q100−002(EIA/JESD22−A114)
ESD Charged Device Model tested per AEC−Q100−11(EIA/JESD22−C101E)
Latchup Current Maximum Rating:
≤150
mA per JEDEC standard: JESD78
2. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D
www.onsemi.com
5
京公网安备 11010802033920号
EEWORLD
