dsPIC33CK128MP202-I/2N datasheet, PDF

Datasheet> All Categories > semiconductor> The embedded processor and controller> Digital signal processor and controller - DSP, DSC> dsPIC33CK128MP202-I/2N

Preview

dsPIC33CK128MP202-I/2N: DescriptionDigital Signal Processor and Controller - DSP, DSC 16 Bit DSC, 128KB Flash, 16KB RAM, 100MHz, 28Pin, 3 OpAmp, 3 Comp, PTG; Categorysemiconductor The embedded processor and controller Digital signal processor and controller - DSP, DSC; File Size4MB，621 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Download user manual Parametric View All

dsPIC33CK128MP202-I/2N Overview

Digital Signal Processor and Controller - DSP, DSC 16 Bit DSC, 128KB Flash, 16KB RAM, 100MHz, 28Pin, 3 OpAmp, 3 Comp, PTG

dsPIC33CK128MP202-I/2N Parametric

Parameter Name	Attribute value
Maker	Microchip
Product Category	Digital Signal Processors and Controllers - DSP, DSC
Installation style	SMD/SMT
Package/box	UQFN-28
series	dsPIC33CK
product	DSCs
core	dsPIC33CK
maximum clock frequency	100 MHz
Program memory size	128 kB
Data RAM size	16 kB
Working power voltage	3 V to 3.6 V
Minimum operating temperature	- 40 C
Maximum operating temperature	+ 85 C
Encapsulation	Tube
Program memory type	Flash
Interface Type	CAN, I2C, I2S, SPI, UART
Data bus width	16 bit
Instruction type	Fixed/Floating Point
Number of cores	1 Core
Number of timers/counters	1 Timer
Factory packaging quantity	61
Supply voltage - max.	3.6 V
Supply voltage - min.	3 V
watchdog timer	Watchdog Timer

User Manual

More>

Preview

Download Datasheet

View All

dsPIC33CK256MP508 FAMILY

28/36/48/64/80-Pin, 16-Bit Digital Signal Controllers

with High-Resolution PWM and CAN Flexible Data (CAN FD)

Operating Conditions

• 3.0V to 3.6V, -40°C to +85°C, DC to 100 MIPS

• 3.0V to 3.6V, -40°C to +125°C, DC to 100 MIPS

Power Management

• Low-Power Management Modes (Sleep,

Idle, Doze)

• Integrated Power-on Reset and Brown-out Reset

Core: 16-Bit dsPIC33CK CPU

• 32-256 Kbytes of Program Flash with ECC and

8-24K RAM

• Fast 6-Cycle Divide

• LiveUpdate

• Code Efficient (C and Assembly) Architecture

• 40-Bit Wide Accumulators

• Single-Cycle (MAC/MPY) with Dual Data Fetch

• Single-Cycle, Mixed-Sign MUL Plus

Hardware Divide

• 32-Bit Multiply Support

• Four Sets of Interrupt Context Saving Registers

which Include Accumulator and STATUS for Fast

Interrupt Handling

• Zero Overhead Looping

• RAM Memory Built-In Self-Test (MBIST)

High-Speed PWM

8 PWM Pairs

Up to 250 ps PWM Resolution

Dead Time for Rising and Falling Edges

Dead-Time Compensation

Clock Chopping for High-Frequency Operation

PWM Support for:

- DC/DC, AC/DC, inverters, PFC, lighting

- BLDC, PMSM, ACIM, SRM motors

• Fault and Current Limit Inputs

• Flexible Trigger Configuration for ADC Triggering

•

Timers/Output Compare/Input Capture

• One General Purpose Timer

• Peripheral Trigger Generator (PTG):

- Up to 15 trigger sources to other

peripheral modules

- CPU independent state machine-based

instruction sequencer

• Nine MCCP/SCCP modules which Include Timer,

Capture/Compare and PWM:

- 1 MCCP

- 8 SCCPs

- 16 or 32-bit time base

- 16 or 32-bit capture

- 4-deep capture buffer

• Fully Asynchronous Operation, Available in

Sleep Modes

Clock Management

•

Internal Oscillator

Programmable PLLs and Oscillator Clock Sources

Reference Clock Output

Fail-Safe Clock Monitor (FSCM)

Fast Wake-up and Start-up

Backup Internal Oscillator



2017-2018 Microchip Technology Inc.

Advance Information

DS70005349B-page 1

Recommended Resources

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components