EEWORLDEEWORLDEEWORLD

Part Number

Search

ZST-116-05-T-D-940-LL-14

Description
Header and wire housing.100" Shrouded Elevated Terminal Strip, Cable Mate
CategoryThe connector    Header and line shell   
File Size619KB,2 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

ZST-116-05-T-D-940-LL-14 Online Shopping

Suppliers Part Number Price MOQ In stock  
ZST-116-05-T-D-940-LL-14 - - View Buy Now

ZST-116-05-T-D-940-LL-14 Overview

Header and wire housing.100" Shrouded Elevated Terminal Strip, Cable Mate

ZST-116-05-T-D-940-LL-14 Parametric

Parameter NameAttribute value
MakerSAMTEC
Product CategoryHeaders and wire housings
Shipping restrictionsMouser does not currently sell this product.
seriesZST
EncapsulationBulk
Factory packaging quantity1
F-219
ZST–113–03–F–D–0735
HTST–125–01–L–DV
(2.54 mm) .100"
TST, HTST, ZST SERIES
SHROUDED .025" SQ POST IDC HEADERS
Mates with:
IDSD
SPECIFICATIONS
For complete specifications
www.samtec.com?TST,
www.samtec.com?HTST or
www.samtec.com?ZST
Insulator Material:
TST, ZST: Black Glass
Filled Polyester
HTST: Natural LCP
Insulation Resistance:
5000 MΩ min
Terminal Material:
Phosphor Bronze
Plating:
Au or Sn over
50 µ" (1.27 µm) Ni
Current Rating (IDSD/TST):
3.4 A per pin
(2 pins powered)
Operating Temp Range:
-55 °C to +125 °C with Gold
-55 °C to +105 °C with Tin
Flammability Rating:
UL 94V-O
Withstanding Voltage:
1000 VRMS
RoHS Compliant:
Yes
TYPE
STRIP
1
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart.
PLATING
OPTION
ROW
OPTION
OTHER
OPTION
Surface
Mount
(lead style
–01 only)
(HTST only)
= Cable Strip
TST
05, 07, 08, 10,
12, 13, 15, 17,
20, 25, 32, 36
(Standard sizes)
= Gold flash on post,
Matte Tin on tail
(Not available on –DV)
–F
–L
–T
= High Temp
Cable Strip
(2.54) .100 x No. of Positions + (7.62) .300
(2.54) .100 x No. of Positions + (5.08) .200
HTST
= Double Row
Through-hole
(lead style –01,
–02 & –03 only)
–D
= 10 µ" (0.25 µm)
Gold on post,
Matte Tin on tail
LEAD T/H
STYLE (A)
–01
–02
–03
(2.92)
.115
(4.19)
.165
(14.35)
.565
(9.27)
.365
02
= Matte Tin
RIGHT-
LEAD ANGLE
STYLE
(B)
–04
(3.30) .130
–05
(5.84) .230
(6.35)
.250
= Double Row
Surface Mount
(lead style
–01 only)
(HTST only)
–DV
= Pick &
Place Pad
–P
01
(2.54)
.100
(2.54)
.100
= Double Row
Right-angle
(lead style –04
& –05 only)
B
(0.51)
.200
–D–RA
= Tape
& Reel
Packaging
–TR
PROCESSING
Lead–Free Solderable:
HTST: Yes
TST, ZST: Wave Only
SMT Lead Coplanarity:
(0.10 mm) .004" max (05-15)
(0.15 mm) .006" max (17-36)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
A
(8.89)
.350
(10.16)
.400
–D
(0.38)
.015
(0.64) .025 SQ TYP
(11.18) .440
–DV
(HTST ONLY)
–D–RA
RECOGNITIONS
For complete scope of
recognitions see
www.samtec.com/quality
FILE NO. E111594
ZST
1
NO. PINS
PER ROW
LEAD
STYLE
Specify
LEAD
STYLE
from
chart.
PLATING
OPTION
D
BODY
HEIGHT
OTHER
SOLUTIONS
• Shrouded board-to-board
headers and stackers to mate
with SSW, SSQ, ESW, ESQ,
SSM and BCS Series. See
TSS, HTSS and ZSS Series.
05, 07, 08, 10, 12, 13,
15, 17, 20, 25, 32, 36
(Standard sizes)
(2.54) .100 x No. of Positions + (7.62) .300
(2.54) .100 x No. of Positions + (5.08) .200
02
= Gold flash on post,
Matte Tin on tail
–F
–“XXXX”
= Body Height
LEAD
STYLE
–01
–02
–03
–04
–05
–06
–07
–08
–09
C
(OAL)
(16.00) .630
(18.54) .730
(21.08) .830
(23.62) .930
= 10 µ" (0.25 µm)
Gold on post,
Matte Tin on tail
(2.54)
.100
–L
–T
MAX BODY
HEIGHT
(13.72) .540
(16.26) .640
(18.80) .740
(21.34) .840
ALSO AVAILABLE
(MOQ Required)
• Other platings & sizes
• Alignment Pins
• Single Row
• Locking Leads
• Polarized
Note:
Some lengths, styles
and options are non-standard,
non-returnable. ZST is
non-standard, non-returnable.
(9.27)
.365
01
= Matte Tin
(26.16) 1.030 (23.88) .940
(28.70) 1.130 (26.42) 1.040
(31.24) 1.230 (28.96) 1.140
(33.78) 1.330 (31.50) 1.240
(36.32) 1.430 (34.04) 1.340
(2.54)
.100
(6.35)
.250
(2.29)
.090
MIN
(0.64) .025 SQ TYP
(2.54)
.100
(8.89)
.350
(0.38)
.015
BODY
HEIGHT
(OAL)
C
Note:
For added mechanical stability, Samtec
recommends mechanical board spacers be
used in applications with gold or selective
gold plated connectors. Contact
ipg@samtec.com for more information.
Due to technical progress, all designs, specifications and components are subject to change without notice.
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
There is a problem with the SPI communication between MSP430F47187 and SST25VF080B. The timing sent by the main control chip is correct, but it is always FF.
void Init_CLK(void) { unsigned int i; FLL_CTL0 |= > 0; i--); } while((IFG1 & OFIFG) == OFIFG);//If OSCFault =1 FLL_CTL1 = SELS; // Select SMCLK source as XT2CLK FLL_CTL2 |= XT2S_2; //XT2 frequency ran...
summerszcy Microcontroller MCU
【Labview】Posting Instructions
I have a test project on hand, but I won't disclose the details here. Company confidentiality mechanism:loveliness: I am not a tester, so in this project, apart from some hardware knowledge, I have to...
安_然 Test/Measurement
[Transfer] Previously collected "M8 digital power supply (50V10A)" information
I can't remember the original URL, I'll update it when I find it....
wolf-lee Power technology
OMAP138&AM1808 UBL compilation error--timake command not found
Hello! Using TI's official UBL code and referring to the steps in the zhca481.pdf compilation guide, the following error occurs. Please help give guidance and suggestions HYB@HYB-PC ~/OMAP-L138/CCS $ ...
weixiong DSP and ARM Processors
Component packaging details
If you work in electronics, you have to know a little bit about everything. I have also learned DXP plate making, but my results were not ideal. The SMD, direct plug-in and packaging forms are very di...
whgwuhan Microcontroller MCU
Hey guys, I recently encountered a problem when writing FPGA. I used PLL to generate 2 clocks. The crystal oscillator is 48M. The PLL...
Hey guys, I recently encountered a problem when writing FPGA. I used PLL to generate 2 clocks. The crystal oscillator is 48M, and the PLL output c0 is 50M and c1 is 32KHz. In timequest, the error show...
melody881019 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2047  495  1638  2732  1007  42  10  33  56  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号