EEWORLDEEWORLDEEWORLD

Part Number

Search

CLP-106-02-SM-D-K

Description
Board-to-Board & Mezzanine Connectors.050" Tiger Claw Rugged Reliable Dual Wipe Socket Strip
CategoryThe connector    The connector   
File Size830KB,2 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

CLP-106-02-SM-D-K Online Shopping

Suppliers Part Number Price MOQ In stock  
CLP-106-02-SM-D-K - - View Buy Now

CLP-106-02-SM-D-K Overview

Board-to-Board & Mezzanine Connectors.050" Tiger Claw Rugged Reliable Dual Wipe Socket Strip

CLP-106-02-SM-D-K Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSAMTEC
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time2 weeks
Samacsys Description12 Position Connector Header, Center Strip Contacts Surface Mount
body width0.12 inch
subject depth0.09 inch
body length0.517 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedTin (Sn) - with Nickel (Ni) barrier
Contact point genderFEMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact resistance10 mΩ
Contact styleSQ PIN-SKT
maximum insertion force1.0564 N
Insulator colorBLACK
insulator materialLIQUID CRYSTAL POLYMER (LCP)
JESD-609 codee3
Plug contact pitch0.05 inch
Match contact row spacing0.05 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
PCB contact row spacing3.2258 mm
Plating thickness30u inch
Rated current (signal)3.3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch1.27 mm
Termination typeSURFACE MOUNT
Total number of contacts20
Evacuation force-minimum value.556 N
F-219
CLP–115–02–L–D
CLP–107–02–F–D–P
10 YEAR MFG
WITH 30 µ" GOLD
EXTENDED LIFE
PRODUCT
HIGH MATING
CYCLES
CLP–130–02–L–D
CLP–116–02–F–DH
(1.27 mm) .050"
CLP SERIES
LOW-PROFILE DUAL WIPE SOCKET
SPECIFICATIONS
For complete specifications and
recommended PCB layouts
see www.samtec.com?CLP
Insulator Material:
Black Liquid Crystal Polymer
Contact Material:
Phosphor Bronze
Plating:
Sn or Au over
50 µ" (1.27 µm) Ni
Current Rating (CLP/FTSH):
3.4 A per pin
(2 pins powered)
Voltage Rating:
280 VAC/395 VDC
Operating Temp Range:
-55 °C to +125 °C
Insertion Depth:
Top Entry = (1.40 mm) .055"
minimum, Bottom Entry =
(2.41 mm) .095" minimum
plus board thickness
DH Entry = (2.31 mm) .091"
to (2.67 mm) .105"
Normal Force:
60 grams (0.59 N) average
Max Cycles:
100 with 10 µ" (0.25 µm) Au
RoHS Compliant:
Yes
Mates with:
FTSH, FTS, FW
High-reliability
Tiger Claw
contacts
(1.27 mm x 1.27 mm)
.050" x .050"
micro pitch
APPLICATIONS
CLP
FTSH
Low-profile
(2.21 mm)
.087"
HORIZONTAL
Surface
mount
PASS-THRU
Suitable for pass-through
applications
CLP
1
NO. PINS
PER ROW
02
PLATING
OPTION
ROW
OPTION
OTHER
OPTION
PROCESSING
Lead-Free Solderable:
Yes
SMT Lead Coplanarity:
(0.10 mm) .004" max (02-35)
(0.15 mm) .006" max (36-50)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
02 thru 50
= Gold flash on
contact, Matte
Tin on tail
–F
–L
= Double
Row
–D
RECOGNITIONS
For complete scope of
recognitions see
www.samtec.com/quality
FILE NO. E111594
= 10 µ" (0.25 µm)
Gold on contact,
Matte Tin on tail
No. of Positions
x (1.27) .050 + (0.43) .017
100
(1.27)
.050
(0.41)
.016
= 10 µ" (0.25 µm)
Gold
(–D only)
(4.32)
.170
–G
= Double
Horizontal
(Requires
FTSH–01
and
FTSH–04
lead styles)
– DH
= Bottom Entry
(Required for bottom entry
applications)
– BE
–A
= Alignment Pin
(Not available with –PA option)
(05, 06, 07, 08, 10, 12, 15,
20, 25, 30, 40 positions only)
(–DH option and other sizes.
Contact Samtec.)
02
(4.57) (3.05)
.180 .120
ALSO AVAILABLE
(MOQ Required)
• Single row
• Other platings
(3.43)
.135
99
01
(6.35)
.250
x
(3.18)
.125
(2.54)
.100
= (4.00 mm) .157" DIA
Polyimide film Pick & Place Pad
(5 positions min.)
–K
–P
(1.27)
.050
(2.29)
.090
–P OPTION
= Pick & Place Pad
(5 positions min. –D only)
(Not always necessary
for auto placement.
See Flex Processing.)
–DH
–D
(1.40)
.055
(8.25)
.325
(3.07)
.121
(0.89)
.035 DIA
(7.00)
.275
–PA OPTION
A
PIN/ROW
Note:
Some sizes, styles and
options are non-standard,
non-returnable.
04-15
16-50
A
(3.56) .140
(7.11) .280
If odd pins/row, alignment
pins are on middle position
on centerline of the part.
If even pins/row, then
alignment pins are between
middle two positions.
= Pick & Place Pad
with Alignment Pin
(–D only)
(Not Available with –A option)
– PA
= Tape & Reel
– TR
Due to technical progress, all designs, specifications and components are subject to change without notice.
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
ATMEL9263 Photo function under WINCE system
I am doing a project evaluation recently and plan to upgrade the instrument based on ATMEL9261 to 9263 and add functions such as taking photos. However, I have never implemented the Camara driver unde...
yang_0799 Embedded System
Please help me with the STM32 stack size setting issue
My startup file code is written like this: Stack_SizeEQU0x00000400AREA STACK, NOINIT, READWRITE, ALIGN=3 Stack_Mem SPACE Stack_Size __initial_sp Heap_SizeEQU0x00000200AREA HEAP, NOINIT, READWRITE, ALI...
381082014 stm32/stm8
Please teach me the principle of transistor saturation
The post has been posted to another forum, please forgive me! http://topic.eeworld.net/u/20090122/23/cfc099f2-873a-4fd8-97d2-35cbe63ea93b.html...
lxchina Embedded System
Buck Circuit
Does anyone have a real buck circuit and can collect the output voltage, capacitor current, and inductor current? Thank you....
powered Power technology
How can IAR put HEAP after .bss and .data?
How does IAR put HEAP after .bss, .data? ?I found that by default, IAR always puts HEAP before .bss, .data.Is there any way to put HEAP after .bss, .data? ?Image0082.JPG (28.04 KB)Downloads:1 2009-12-...
weiyingwu stm32/stm8
nios 11.0 version verification problem
I copied a project from a 11.0 version project, and then when I downloaded the program, Quartus could download it, but Nios downloaded it and it prompted "System timestamp mismatch - connected: "0", e...
tianma123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2111  1913  2751  626  2384  43  39  56  13  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号