1N6111USS datasheet, PDF - EEWORLD Datasheet

1N6111USS: DescriptionTrans Voltage Suppressor Diode, 500W, Unidirectional, 1 Element, Silicon,; CategoryDiscrete semiconductor diode; File Size156KB，2 Pages; ManufacturerSENSITRON; Websitehttp://www.sensitron.com/

Download Datasheet Parametric View All

1N6111USS Overview

Trans Voltage Suppressor Diode, 500W, Unidirectional, 1 Element, Silicon,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
package instruction	O-LELF-R2
Reach Compliance Code	compli
ECCN code	EAR99
Minimum breakdown voltage	14.4 V
Shell connection	ISOLATED
Configuration	SINGLE
Diode component materials	SILICON
Diode type	TRANS VOLTAGE SUPPRESSOR DIODE
JESD-30 code	O-LELF-R2
Maximum non-repetitive peak reverse power dissipation	500 W
Number of components	1
Number of terminals	2
Package body material	GLASS
Package shape	ROUND
Package form	LONG FORM
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
polarity	UNIDIRECTIONAL
Maximum power dissipation	2 W
Certification status	Not Qualified
surface mount	YES
technology	AVALANCHE
Terminal form	WRAP AROUND
Terminal location	END
Maximum time at peak reflow temperature	NOT SPECIFIED
Base Number Matches	1

(A-Current Signal Detection Device) First Prize of Zhejiang Province_Hangzhou Dianzi University: [align=center][font=微软雅黑, "][size=14px][align=left]This design uses STM32F407 as the core to achieve isolated current measurement. Use TDA2030 to power amplify the input signal, and the current is tra...; sigma Electronics Design Contest

What is the Report ID in HID?: Hello everyone: I need to control a USB sound card via HID. I have successfully opened the USB device and called HidP_GetCaps. But when writing data via WriteFile, there is a problem. The API document...; jingdongbo Embedded System

【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC (3): FPGA software part of the intermediate frequency design of DUC design of PFIR design This scheme requires the design of a 72-order 3-fold interpolation programmable FIR filter (i.e. PFIR), with an inp...; muhan9 FPGA/CPLD

【Discussion】Capture mode pulse counting: I want to use 430 to measure the number of pulses of an external input pulse in 1 second. I use Timer_A to set the timer for 1 second, and then define the input pin as capture mode. Every time a pulse...; wujieling Microcontroller MCU

EEWORLD University Hall----Hands on Sensorless 2(B): Hands on Sensorless 2(B)：https://training.eeworld.com.cn/course/181...; dongcuipin Talking

Is this what the 0 detection is like?: I often see posts about 0 detection, but I don't know what function they want to achieve. Some even cite foreign papers, which are very complicated and difficult to understand. I simulated the attache...; captzs Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components