EEWORLDEEWORLDEEWORLD

Part Number

Search

XUL530125.000JS6I

Description
Standard clock oscillator LVDS Crystal Osc 100ppm 3.3V 125Mhz
CategoryPassive components    Frequency controller and a timer    oscillator    The standard clock oscillator   
File Size626KB,28 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance
Download Datasheet Parametric View All

XUL530125.000JS6I Overview

Standard clock oscillator LVDS Crystal Osc 100ppm 3.3V 125Mhz

XUL530125.000JS6I Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology, Inc.)
Product CategoryStandard clock oscillator
Shipping restrictionsMouser does not currently sell this product.
frequency125 MHz
frequency stability100 PPM
Working power voltage3.3 V
Supply voltage - min.3.135 V
Supply voltage - max.3.465 V
Output formatLVDS
Termination typeSMD/SMT
Package/box5 mm x 3.2 mm
Minimum operating temperature- 40 C
Maximum operating temperature+ 85 C
length5 mm
width3.2 mm
high1.1 mm
seriesXU
EncapsulationReel
Current rating97 mA
Duty Cycle - Max55 %
Factory packaging quantity100
XL Family of Low Phase Noise
Quartz-based PLL Oscillators
Datasheet
XL
Description
The IDT XL devices (XO and VCXO options) are ultra-precision
crystal oscillators with 750 to 890fs typical phase jitter over 12kHz
to 20MHz bandwidth. Available in a wide frequency range from
0.750MHz to 1350MHz, the XL series crystal oscillators utilize a
family of proprietary ASICs, with a key focus on noise reduction
technologies.
The 3rd order Delta Sigma Modulator reduces noise to the levels
that are comparable to traditional Bulk Quartz and SAW
oscillators. With short lead-time, low cost, low noise, wide
frequency range, excellent ambient performance, the XL devices
are an excellent choice over the conventional technologies. The
XL (XO option) devices have stabilities as tight as ±20ppm and
the XL (VCXO option) devices have ±50ppm APR. Either option
provides extremely quick delivery for both standard and custom
frequencies.
Features
Output types: LVDS, LVPECL, LVCMOS
Phase jitter (12kHz to 20MHz): 750fs to 890fs typical
Supply voltage: 2.5V or 3.3V
Package options:
3.2 × 2.5 × 1.0 mm (not available for VCXO)
5.0 × 3.2 × 1.2 mm
7.0 × 5.0 × 1.3 mm
Operating temperature: -20°C to +70°C
Frequency stability options: ±20, ±25, ±50, or ±100 ppm
(XO only)
±50ppm APR (VCXO only)
Operating temperature: -40°C to +85°C
Frequency stability options: ±25, ±50, or ±100 ppm
(XO only)
±50ppm APR (VCXO only)
Operating temperature: -40°C to +105°C (XO only)
Frequency stability options: ±50 or ±100 ppm
kV of 85ppm/volt typical from 0.5VDC to VDD (VCXO only)
Better than ±10% linearity for Vc range
Pin Assignments (XO option)
NOTE:
To minimize power supply line noise, a 0.01μF bypass capacitor should be placed between V
DD
(Pin 6) and GND (Pin 3) on 6-pin
devices, or V
DD
(Pin 4) and GND (Pin 2) on 4-pin devices.
OUT2
VDD
VDD
OUT
6
5
4
4
NC
1
E/D / NC
2
NC / E/D
3
GND
1
E/D
NC
Table 1. XO 6-pin Package
Table 2. XO 4-pin Package
Number
1
2
3
4
5
6
Name
E/D
NC
NC
E/D
GND
OUT
OUT2
V
DD
Description
Enable/Disable
[a][b]
No connect
No connect
Enable/Disable
[a][b]
Connect to ground
Output
Complementary output
Supply voltage
Number
1
2
3
4
Name
E/D
GND
OUT
V
DD
GND
OUT
3
2
Description
Enable/Disable
[a][b]
Connect to ground
Output
Supply voltage
[a] Pulled high internally.
[b] Low = output disabled.
See
Ordering Information (XO)
for more details.
1
September 7, 2018
©2018 Integrated Device Technology, Inc.
Chip information
Hello everyone! I currently have a SMD component in my hand, the package is SOT-23-5, and the silk screen content on the surface of the component is simply marked as A1. I wonder if you have encounter...
黄瓜皮 Analog electronics
LCD black screen
The LCD monitor I use usually displays correctly, but sometimes the screen goes black after initialization, so I can't see the information on the screen. Please give me some advice! Thank you...
mdjwmy Embedded System
Questions about using QuartusII for simulation? ? ? ? ? ?
I encountered a strange problem today: when using Quartus II for simulation , the waveform never shows the clock , only the level. However, the program is sure that the clock type is set correctly, an...
eeleader FPGA/CPLD
What to do if garbled characters appear on your computer
[i=s] This post was last edited by xiaomaoge on 2017-11-4 11:26 [/i] What to do if garbled characters appear on your computer...
xiaomaoge Talking
Four common ideas and techniques for FPGA/DSP design
This article discusses four common FPGA/DSP design ideas and techniques: ping-pong operation, serial-to-parallel conversion, pipeline operation, and data interface synchronization. They are all manife...
Aguilera Microcontroller MCU
Born only for uC, uS growth process 4
Last night I spent a lot of time doing a series of tests on overhead. We can draw a conclusion that we are very concerned about: That is, compared with the usual direct call of variables and functions...
辛昕 Programming Basics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1565  1240  1956  1215  166  32  25  40  4  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号