MT47H256M8EB-25E IT:C TR datasheet, PDF

Datasheet> All Categories > semiconductor> Memory IC> Dynamic random access memory> MT47H256M8EB-25E IT:C TR

MT47H256M8EB-25E IT:C TR: DescriptionDynamic Random Access Memory DDR2 2G 256MX8 FBGA; Categorysemiconductor Memory IC Dynamic random access memory; File Size2MB，136 Pages; ManufacturerMicron; Websitehttp://www.micron.com/; Environmental Compliance

Download Datasheet Parametric View All

MT47H256M8EB-25E IT:C TR Overview

Dynamic Random Access Memory DDR2 2G 256MX8 FBGA

MT47H256M8EB-25E IT:C TR Parametric

Parameter Name	Attribute value
Maker	Micron
Product Category	dynamic random access memory
type	SDRAM - DDR2
Data bus width	8 bit
organize	256 M x 8
Package/box	FBGA-60
storage	2 Gbit
maximum clock frequency	800 MHz
Supply voltage - max.	1.9 V
Supply voltage - min.	1.7 V
Supply current—max.	105 mA
Minimum operating temperature	- 40 C
Maximum operating temperature	+ 85 C
series	MT47H
Encapsulation	Cut Tape
Encapsulation	MouseReel
Encapsulation	Reel
Installation style	SMD/SMT
Factory packaging quantity	1000

Preview

Download Datasheet

View All

2Gb: x4, x8, x16 DDR2 SDRAM

Features

DDR2 SDRAM

MT47H512M4 – 64 Meg x 4 x 8 banks

MT47H256M8 – 32 Meg x 8 x 8 banks

MT47H128M16 – 16 Meg x 16 x 8 banks

Features

•

= 1.8V ±0.1V, V

DDQ

= 1.8V ±0.1V

JEDEC-standard 1.8V I/O (SSTL_18-compatible)

Differential data strobe (DQS, DQS#) option

4n-bit prefetch architecture

Duplicate output strobe (RDQS) option for x8

DLL to align DQ and DQS transitions with CK

8 internal banks for concurrent operation

Programmable CAS latency (CL)

Posted CAS additive latency (AL)

WRITE latency = READ latency - 1

Programmable burst lengths: 4 or 8

Adjustable data-output drive strength

64ms, 8192-cycle refresh

On-die termination (ODT)

Industrial temperature (IT) option

RoHS-compliant

Supports JEDEC clock jitter specification

Options

• Configuration

– 512 Meg x 4 (64 Meg x 4 x 8 banks)

– 256 Meg x 8 (32 Meg x 8 x 8 banks)

– 128 Meg x 16 (16 Meg x 16 x 8 banks)

• FBGA package (Pb-free) – x16

– 84-ball FBGA (11.5mm x 14mm) Rev. A

• FBGA package (Pb-free) – x4, x8

– 60-ball FBGA (11.5mm x 14mm) Rev. A

• FBGA package (Pb-free) – x16

– 84-ball FBGA (9mm x 12.5mm) Rev. C

• FBGA package (Pb-free) – x4, x8

– 60-ball FBGA (9mm x 11.5mm) Rev. C

• FBGA package (Lead solder) – x16

– 84-ball FBGA (9mm x 12.5mm) Rev. C

• Timing – cycle time

– 1.875ns @ CL = 7 (DDR2-1066)

– 2.5ns @ CL = 5 (DDR2-800)

– 2.5ns @ CL = 6 (DDR2-800)

– 3.0ns @ CL = 5 (DDR2-667)

• Self refresh

– Standard

• Operating temperature

– Commercial (0°C T

+85°C)

– Industrial (–40°C T

+95°C;

–40°C T

+85°C)

• Revision

Note:

Marking

512M4

256M8

128M16

-187E

-25E

-25

-3

None

:A/:C

1. Not all options listed can be combined to

define an offered product. Use the Part

Catalog Search on

www.micron.com

for

product offerings and availability.

CCMTD-1725822587-6523

2Gb_DDR2.pdf – Rev. J 09/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Products and specifications discussed herein are subject to change by Micron without notice.

2Gb: x4, x8, x16 DDR2 SDRAM

Features

Contents

Important Notes and Warnings ......................................................................................................................... 8

State Diagram .................................................................................................................................................. 9

Functional Description ................................................................................................................................... 10

Industrial Temperature ............................................................................................................................... 10

General Notes ............................................................................................................................................ 11

Functional Block Diagrams ............................................................................................................................. 12

Ball Assignments and Descriptions ................................................................................................................. 15

Packaging ...................................................................................................................................................... 19

Package Dimensions ................................................................................................................................... 19

FBGA Package Capacitance ......................................................................................................................... 23

Electrical Specifications – Absolute Ratings ..................................................................................................... 24

Temperature and Thermal Impedance ........................................................................................................ 24

Electrical Specifications – I

Parameters ........................................................................................................ 27

Specifications and Conditions ............................................................................................................... 27

DD7

Conditions .......................................................................................................................................... 27

AC Timing Operating Specifications ................................................................................................................ 33

AC and DC Operating Conditions .................................................................................................................... 45

ODT DC Electrical Characteristics ................................................................................................................... 46

Input Electrical Characteristics and Operating Conditions ............................................................................... 47

Output Electrical Characteristics and Operating Conditions ............................................................................. 50

Output Driver Characteristics ......................................................................................................................... 52

Power and Ground Clamp Characteristics ....................................................................................................... 56

AC Overshoot/Undershoot Specification ......................................................................................................... 57

Input Slew Rate Derating ................................................................................................................................ 59

Commands .................................................................................................................................................... 72

Truth Tables ............................................................................................................................................... 72

DESELECT ................................................................................................................................................. 76

NO OPERATION (NOP) ............................................................................................................................... 77

LOAD MODE (LM) ...................................................................................................................................... 77

ACTIVATE .................................................................................................................................................. 77

READ ......................................................................................................................................................... 77

WRITE ....................................................................................................................................................... 77

PRECHARGE .............................................................................................................................................. 78

REFRESH ................................................................................................................................................... 78

SELF REFRESH ........................................................................................................................................... 78

Mode Register (MR) ........................................................................................................................................ 78

Burst Length .............................................................................................................................................. 79

Burst Type .................................................................................................................................................. 80

Operating Mode ......................................................................................................................................... 80

DLL RESET ................................................................................................................................................. 80

Write Recovery ........................................................................................................................................... 81

Power-Down Mode ..................................................................................................................................... 81

CAS Latency (CL) ........................................................................................................................................ 82

Extended Mode Register (EMR) ....................................................................................................................... 83

DLL Enable/Disable ................................................................................................................................... 84

Output Drive Strength ................................................................................................................................ 84

DQS# Enable/Disable ................................................................................................................................. 84

RDQS Enable/Disable ................................................................................................................................. 84

Output Enable/Disable ............................................................................................................................... 84

On-Die Termination (ODT) ......................................................................................................................... 85

CCMTD-1725822587-6523

2Gb_DDR2.pdf – Rev. J 09/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

2Gb: x4, x8, x16 DDR2 SDRAM

Features

Off-Chip Driver (OCD) Impedance Calibration ............................................................................................ 85

Posted CAS Additive Latency (AL) ................................................................................................................ 85

Extended Mode Register 2 (EMR2) ................................................................................................................... 87

Extended Mode Register 3 (EMR3) ................................................................................................................... 88

Initialization .................................................................................................................................................. 89

ACTIVATE ...................................................................................................................................................... 92

READ ............................................................................................................................................................. 94

READ with Precharge .................................................................................................................................. 98

READ with Auto Precharge ......................................................................................................................... 100

WRITE .......................................................................................................................................................... 105

PRECHARGE ................................................................................................................................................. 115

REFRESH ...................................................................................................................................................... 116

SELF REFRESH .............................................................................................................................................. 117

Power-Down Mode ........................................................................................................................................ 119

Precharge Power-Down Clock Frequency Change ........................................................................................... 126

Reset ............................................................................................................................................................. 127

CKE Low Anytime ...................................................................................................................................... 127

ODT Timing .................................................................................................................................................. 129

MRS Command to ODT Update Delay ........................................................................................................ 131

CCMTD-1725822587-6523

2Gb_DDR2.pdf – Rev. J 09/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

2Gb: x4, x8, x16 DDR2 SDRAM

Features

List of Tables

Table 1: Key Timing Parameters ....................................................................................................................... 2

Table 2: Addressing ......................................................................................................................................... 2

Table 3: FBGA 84-Ball – x16 and 60-Ball – x4, x8 Descriptions .......................................................................... 17

Table 4: Input Capacitance ............................................................................................................................ 23

Table 5: Absolute Maximum DC Ratings ......................................................................................................... 24

Table 6: Temperature Limits .......................................................................................................................... 25

Table 7: Thermal Impedance ......................................................................................................................... 26

Table 8: General I

Parameters ..................................................................................................................... 27

Table 9: I

DD7

Timing Patterns (8-Bank Interleave READ Operation) ................................................................. 28

Table 10: DDR2 I

Specifications and Conditions (Die Revision A) ................................................................. 29

Table 11: DDR2 I

Specifications and Conditions (Die Revision C) ................................................................ 31

Table 12: AC Operating Specifications and Conditions .................................................................................... 33

Table 13: Recommended DC Operating Conditions (SSTL_18) ........................................................................ 45

Table 14: ODT DC Electrical Characteristics ................................................................................................... 46

Table 15: Input DC Logic Levels ..................................................................................................................... 47

Table 16: Input AC Logic Levels ...................................................................................................................... 47

Table 17: Differential Input Logic Levels ......................................................................................................... 48

Table 18: Differential AC Output Parameters ................................................................................................... 50

Table 19: Output DC Current Drive ................................................................................................................ 50

Table 20: Output Characteristics .................................................................................................................... 51

Table 21: Full Strength Pull-Down Current (mA) ............................................................................................. 52

Table 22: Full Strength Pull-Up Current (mA) .................................................................................................. 53

Table 23: Reduced Strength Pull-Down Current (mA) ...................................................................................... 54

Table 24: Reduced Strength Pull-Up Current (mA) .......................................................................................... 55

Table 25: Input Clamp Characteristics ............................................................................................................ 56

Table 26: Address and Control Balls ................................................................................................................ 57

Table 27: Clock, Data, Strobe, and Mask Balls ................................................................................................. 57

Table 28: AC Input Test Conditions ................................................................................................................ 57

Table 29: DDR2-400/533 Setup and Hold Time Derating Values (

IS and

IH) .................................................... 60

Table 30: DDR2-667/800/1066 Setup and Hold Time Derating Values (

IS and

IH) ........................................... 61

Table 31: DDR2-400/533

DS,

DH Derating Values with Differential Strobe ...................................................... 64

Table 32: DDR2-667/800/1066

DS,

DH Derating Values with Differential Strobe ............................................. 65

Table 33: Single-Ended DQS Slew Rate Derating Values Using

and

................................................... 66

Table 34: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at V

REF

) at DDR2-667 ...................................... 66

Table 35: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at V

REF

) at DDR2-533 ...................................... 67

Table 36: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at V

REF

) at DDR2-400 ...................................... 67

Table 37: Truth Table – DDR2 Commands ...................................................................................................... 72

Table 38: Truth Table – Current State Bank

– Command to Bank

................................................................ 73

Table 39: Truth Table – Current State Bank

– Command to Bank

............................................................... 75

Table 40: Minimum Delay with Auto Precharge Enabled ................................................................................. 76

Table 41: Burst Definition .............................................................................................................................. 80

Table 42: READ Using Concurrent Auto Precharge ......................................................................................... 100

Table 43: WRITE Using Concurrent Auto Precharge ....................................................................................... 106

Table 44: Truth Table – CKE .......................................................................................................................... 121

CCMTD-1725822587-6523

2Gb_DDR2.pdf – Rev. J 09/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Recommended Resources

TKL15 type thyristor automatic excitation device circuit b

Single three-phase asynchronous motor time control circuit

Homemade active two-way HI-FI amplifier 01

Schematic diagram of using TL431 as voltage regulator

Wiring method for changing three-phase motor to single-phase operation_2

Simple Thermostat Circuit

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components