EEWORLDEEWORLDEEWORLD

Part Number

Search

MT46V32M16P-5B IT:J

Description
Dynamic Random Access Memory DDR 512M 32MX16 TSOP
Categorysemiconductor    Memory IC    Dynamic random access memory   
File Size2MB,95 Pages
ManufacturerMicron
Websitehttp://www.micron.com/
Environmental Compliance
Download Datasheet Parametric View All

MT46V32M16P-5B IT:J Overview

Dynamic Random Access Memory DDR 512M 32MX16 TSOP

MT46V32M16P-5B IT:J Parametric

Parameter NameAttribute value
MakerMicron
Product Categorydynamic random access memory
typeSDRAM - DDR1
Data bus width16 bit
organize32 M x 16
Package/boxTSOP-66
storage512 Mbit
maximum clock frequency200 MHz
Supply voltage - max.2.7 V
Supply voltage - min.2.5 V
Supply current—max.85 mA
Minimum operating temperature- 40 C
Maximum operating temperature+ 85 C
seriesMT46V
EncapsulationTray
Installation styleSMD/SMT
Factory packaging quantity1080
512Mb: x4, x8, x16 DDR SDRAM
Features
Double Data Rate (DDR) SDRAM
MT46V128M4 – 32 Meg x 4 x 4 banks
MT46V64M8 – 16 Meg x 8 x 4 banks
MT46V32M16 – 8 Meg x 16 x 4 banks
Features
• V
DD
= 2.5V ±0.2V, V
DDQ
= 2.5V ±0.2V
V
DD
= 2.6V ±0.1V, V
DDQ
= 2.6V ±0.1V (DDR400)
1
• Bidirectional data strobe (DQS) transmitted/
received with data, i.e., source-synchronous data
capture (x16 has two – one per byte)
• Internal, pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
• Differential clock inputs (CK and CK#)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• DLL to align DQ and DQS transitions with CK
• Four internal banks for concurrent operation
• Data mask (DM) for masking write data
(x16 has two – one per byte)
• Programmable burst lengths: 2, 4, or 8
• Auto refresh
64ms, 8192-cycle
• Longer-lead TSOP for improved reliability (OCPL)
• 2.5V I/O (SSTL_2 compatible)
• Concurrent auto precharge option is supported
t
RAS lockout supported (
t
RAP =
t
RCD)
Options
• Configuration
128 Meg x 4 (32 Meg x 4 x 4 banks)
64 Meg x 8 (16 Meg x 8 x 4 banks)
32 Meg x 16 (8 Meg x 16 x 4 banks)
• Plastic package
66-pin TSOP
66-pin TSOP (Pb-free)
60-ball FBGA (10mm x 12.5mm)
60-ball FBGA (10mm x 12.5mm) (Pb-free)
60-ball FBGA (8mm x 12.5mm)
60-ball FBGA (8mm x 12.5mm) (Pb-free)
• Timing – cycle time
5ns @ CL = 3 (DDR400)
6ns @ CL = 2.5 (DDR333) (FBGA only)
6ns @ CL = 2.5 (DDR333) (TSOP only)
• Self refresh
Standard
Low-power self refresh
• Temperature rating
Commercial (0°C to +70°C)
Industrial (–40°C to +85°C)
• Revision
x4, x8, x16
x4, x8, x16
Marking
128M4
64M8
32M16
TG
P
FN
2
BN
2
CV
3
CY
3
-5B
-6
2
-6T
2
None
L
None
IT
:F
:J
Notes: 1. DDR400 devices operating at < DDR333
conditions can use V
DD
/V
DDQ
= 2.5V +0.2V.
2. Available only on Revision F.
3. Available only on Revision J.
Table 1:
Key Timing Parameters
CL = CAS (READ) latency; data-out window is MIN clock rate with 50% duty cycle at CL = 2, CL = 2.5, or CL = 3
Speed
Grade
-5B
-6
6T
-75E/-75Z
-75
Clock Rate (MHz)
CL = 2
133
133
133
133
100
CL = 2.5
167
167
167
133
133
CL = 3
200
n/a
n/a
n/a
n/a
Data-Out
Window
1.6ns
2.1ns
2.0ns
2.5ns
2.5ns
Access
Window
±0.70ns
±0.70ns
±0.70ns
±0.75ns
±0.75ns
DQS–DQ
Skew
0.40ns
0.40ns
0.45ns
0.50ns
0.50ns
PDF: 09005aef80a1d9d4/Source: 09005aef82a95a3a
512Mb_DDR_x4x8x16_D1.fm - 512Mb DDR: Rev. Q; Core DDR Rev. E 7/11 EN
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2000 Micron Technology, Inc. All rights reserved.
From a "technological desert" to a "geek paradise", the persistence and dream of a TI engineer
[i=s]This post was last edited by azhiking on 2016-11-23 15:04[/i] [p=30, null, left][color=rgb(51, 51, 51)][font=Verdana, Arial, 微软雅黑, 宋体][size=16px]Lalindra "Lali" Jayatilleke, who was born in Fiji,...
azhiking Energy Infrastructure?
Design of Monolithic Distributed Microwave Amplifier
Distributed amplifiers can provide a wide frequency range and high gain. For a while, their design usually used transmission lines as input and output matching circuits. Bill Packard (one of the found...
咖啡不加糖 Analog electronics
Matlab second lesson---the use of while!
The while loop is also suitable for some occasions. Let’s see how to use it?...
gaoxiao Microcontroller MCU
A tall tree attracts the wind - China Mobile website attacked by hackers
Yesterday, the homepage of China Mobile's M-Zone website was tampered with, turning into a completely black interface with a line of red text that read "Please ask China Mobile to make the phone bills...
gaoyanmei Talking
Problems encountered when compiling code in CCS5
[size=5] When I compiled it in CCS5, it said that csl.h could not be found. When I transferred it to CCS3.3, it said that the _CACHE_clean symbol was undefined, but there was no prompt that csl.h coul...
Aguilera Microcontroller MCU
Discussion on the implementation method of sine function based on FPGA?
The traditional method uses Taylor series expansion and then multiple iterations. The disadvantage of this method is that it requires division and is not fast. Is there any other trick to achieve this...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2855  1595  2669  2108  1008  58  33  54  43  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号