92HD83C1C5NLGXYYX8 datasheet, PDF

Datasheet> All Categories > Microcontrollers and processors> 92HD83C1C5NLGXYYX8

92HD83C1C5NLGXYYX8: DescriptionMicroprocessor Circuit, ROHS COMPLIANT, QFN-48; CategoryMicrocontrollers and processors; File Size4MB，299 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

92HD83C1C5NLGXYYX8 Overview

Microprocessor Circuit, ROHS COMPLIANT, QFN-48

92HD83C1C5NLGXYYX8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFN
package instruction	ROHS COMPLIANT, QFN-48
Contacts	48
Reach Compliance Code	compliant
Is Samacsys	N
JESD-30 code	S-XQCC-N48
JESD-609 code	e3
length	7 mm
Humidity sensitivity level	3
Number of terminals	48
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1 mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	MATTE TIN
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	7 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR CIRCUIT
Base Number Matches	1

Preview

Download Datasheet

View All

DATASHEET

SINGLE CHIP PC AUDIO SYSTEM

CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO

92HD83

•

Full ECR15B low power support

•

Audio inactivity transitions codec from D0 to D3 low

power mode

Resume from D3 to D0 with audio activity in < 10 msec

D3 to D0 transition with < -65dB pop/click

Port presence detect in D3 with or without bit clock

Optional analog PC beep in D3

Additional vendor specific modes for even lower power

Description

The 92HD83 single-chip audio system is a low power

optimized, high fidelity, 6-channel audio codec with

integrated speaker amplifier, dual capless headphone

amplifier, and low drop out voltage regulator. The high

integration of the 92HD83 enables the smallest PCB

footprint with the lowest system BOM count and cost. The

92HD83 provides high quality HD Audio capability to

multi-media notebook.

•

Microsoft WLP 3/4/5 premium logo compliant, as

defined in WLP 3.9

Dual SPDIF for WLP compliant support of

simultaneous HDMI and SPDIF output

Support for 1.5V and 3.3V HDA signaling

Two digital microphone inputs (mono, stereo, or

quad microphones)

High performance analog mixer

2 adjustable VREF Out pins for analog microphone

bias

6 analog ports with port presence detect (5 single

ended, 1 BTL)

Analog and digital PC Beep support

Aux Audio Mode

(see orderable part numbers for support)

48-pad QFN RoHS packages

Features

•

6 Channels (3 stereo DACs and 2 stereo ADCs) with

24-bit resolution

•

Supports full-duplex stereo audio and simultaneous VoIP

Supports 5.1 Audio

Provides a mono output

•

2W/channel stereo speaker amplifier @ 4 ohms and

4.75V

Two capless headphone amplifiers

Internal core voltage regulator

•

1.5V to 1.8V or 3.3V digital power supply options

5 V analog power supply option

Block Diagram

Port A (cap-less HP)

Port B (cap-less HP)

Port C

Port D (Speaker Amp)

Port E

Port F

SPDIF Out 0

SPDIF Out 1

High Definition

Interface

DSP

DUAL SPDIF

SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO

Ports

92HD83

V 0.98 04/09

92HD83

SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO

PC AUDIO

TABLE OF CONTENTS

1. DESCRIPTION ........................................................................................................................ 11

1.1. Overview ..........................................................................................................................................11

1.2. Orderable Part Numbers ..................................................................................................................11

1.3. Block Diagram .................................................................................................................................12

2. DETAILED DESCRIPTION ..................................................................................................... 13

2.1. Port Functionality .............................................................................................................................13

2.1.1. Port Characteristics ............................................................................................................14

2.1.2. Vref_Out .............................................................................................................................15

2.1.3. SPDIF Output .....................................................................................................................15

2.2. Mono Output ....................................................................................................................................18

2.3. Analog Mixer ....................................................................................................................................19

2.4. ADC Multiplexers .............................................................................................................................19

2.5. Power Management .........................................................................................................................19

2.6. AFG D0 ............................................................................................................................................20

2.7. AFG D1 ............................................................................................................................................20

2.8. AFG D2 ............................................................................................................................................20

2.9. AFG D3 ............................................................................................................................................21

2.9.1. AFG D3cold .......................................................................................................................21

2.10. Vendor Specific Function Group Power States D4/D5 ..................................................................21

2.11. Low-voltage HDA Signaling ...........................................................................................................22

2.12. Multi-channel capture ....................................................................................................................22

2.13. Digital Microphone Support ...........................................................................................................24

2.14. Analog PC-Beep ............................................................................................................................29

2.15. Digital PC-Beep .............................................................................................................................29

2.16. Headphone Drivers ........................................................................................................................29

2.17. BTL Amplifier .................................................................................................................................30

2.18. EAPD .............................................................................................................................................30

2.19. GPIO ..............................................................................................................................................34

2.19.1. GPIO Pin mapping and shared functions .........................................................................34

2.19.2. SPDIF/Digital Microphone/GPIO Selection ......................................................................34

2.19.3. Digital Microphone/GPIO Selection .................................................................................34

2.20. HD Audio ECR 15b support ...........................................................................................................35

2.21. Digital Core Voltage Regulator ......................................................................................................35

2.22. Aux Audio Support (92HD83C1X only) ..........................................................................................35

2.22.1. General conditions in Aux Audio Mode: ...........................................................................36

2.22.2. “Playback Path” Port Behavior .........................................................................................36

2.22.3. “Record Path” Port Behavior ............................................................................................38

2.22.4. EAPD ...............................................................................................................................39

2.22.5. Analog PC_Beep .............................................................................................................39

2.22.6. Firmware/Software Requirements: ...................................................................................39

3. CHARACTERISTICS ............................................................................................................... 40

3.1. Electrical Specifications ...................................................................................................................40

3.1.1. Absolute Maximum Ratings ...............................................................................................40

3.1.2. Recommended Operating Conditions ................................................................................40

3.2. 92HD83 Analog Performance Characteristics

(PRELIMINARY) .....................................................41

3.3. AC Timing Specs .............................................................................................................................45

3.3.1. HD Audio Bus Timing .........................................................................................................45

3.3.2. SPDIF Timing .....................................................................................................................46

3.3.3. Digital Microphone Timing .................................................................................................47

3.3.4. Class-AB BTL Amplifier Performance ................................................................................48

3.3.5. Capless Headphone Supply Characteristics ......................................................................48

4. FUNCTIONAL BLOCK DIAGRAMS ....................................................................................... 49

5. WIDGET INFORMATION AND SUPPORTED COMMAND VERBS ....................................... 50

SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO

92HD83

V 0.98 04/09

92HD83

SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO

PC AUDIO

6. PORT CONFIGURATIONS ..................................................................................................... 51

6.1. Suggested Desktop Configurations .................................................................................................51

6.2. Suggested Mobile Port Configurations ............................................................................................52

6.3. Pin Configuration Default Register Settings .....................................................................................53

6.4. Widget Information ...........................................................................................................................54

7. WIDGET DETAILS .................................................................................................................. 54

7.1. Widget List ......................................................................................................................................54

7.2. Reset Key ........................................................................................................................................56

7.3. Root (NID = 00h): VendorID ............................................................................................................56

7.3.1. Root (NID = 00h): RevID ....................................................................................................57

7.3.2. Root (NID = 00h): NodeInfo ...............................................................................................57

7.4. AFG (NID = 01h): NodeInfo .............................................................................................................58

7.4.1. AFG (NID = 01h): FGType .................................................................................................58

7.4.2. AFG (NID = 01h): AFGCap ................................................................................................59

7.4.3. AFG (NID = 01h): PCMCap ...............................................................................................60

7.4.4. AFG (NID = 01h): StreamCap ............................................................................................62

7.4.5. AFG (NID = 01h): InAmpCap .............................................................................................62

7.4.6. AFG (NID = 01h): PwrStateCap .........................................................................................63

7.4.7. AFG (NID = 01h): GPIOCnt ...............................................................................................64

7.4.8. AFG (NID = 01h): OutAmpCap ..........................................................................................65

7.4.9. AFG (NID = 01h): PwrState ...............................................................................................66

7.4.10. AFG (NID = 01h): UnsolResp ..........................................................................................66

7.4.11. AFG (NID = 01h): GPIO ...................................................................................................67

7.4.12. AFG (NID = 01h): GPIOEn ...............................................................................................68

7.4.13. AFG (NID = 01h): GPIODir ..............................................................................................68

7.4.14. AFG (NID = 01h): GPIOWakeEn .....................................................................................69

7.4.15. AFG (NID = 01h): GPIOUnsol ..........................................................................................70

7.4.16. AFG (NID = 01h): GPIOSticky .........................................................................................71

7.4.17. AFG (NID = 01h): SubID ..................................................................................................71

7.4.18. AFG (NID = 01h): GPIOPlrty ............................................................................................72

7.4.19. AFG (NID = 01h): GPIODrive ...........................................................................................73

7.4.20. AFG (NID = 01h): DMic ....................................................................................................73

7.4.21. AFG (NID = 01h): DACMode ...........................................................................................74

7.4.22. AFG (NID = 01h): ADCMode ...........................................................................................76

7.4.23. AFG (NID = 01h): EAPD ..................................................................................................76

7.4.24. AFG (NID = 01h): PortUse ...............................................................................................78

7.4.25. AFG (NID = 01h): VSPwrState .........................................................................................79

7.4.26. AFG (NID = 01h): AnaPort ...............................................................................................80

7.4.27. AFG (NID = 01h): AnaBeep .............................................................................................81

7.4.28. AFG (NID = 01h): AnaBTL YC and YD Revisions ...........................................................81

7.4.29. AFG (NID = 01h): AnaBTL UA Revision ..........................................................................83

7.4.30. AFG (NID = 01h): AnaCapless .........................................................................................86

7.4.31. AFG (NID = 01h): Reset ...................................................................................................89

7.4.32. AFG (NID = 01h): AuxAudio .............................................................................................89

7.5. PortA (NID = 0Ah): WCap ................................................................................................................90

7.5.1. PortA (NID = 0Ah): PinCap ................................................................................................92

7.5.2. PortA (NID = 0Ah): ConLst .................................................................................................93

7.5.3. PortA (NID = 0Ah): ConLstEntry0 ......................................................................................93

7.5.4. PortA (NID = 0Ah): InAmpLeft ............................................................................................94

7.5.5. PortA (NID = 0Ah): InAmpRight .........................................................................................94

7.5.6. PortA (NID = 0Ah): ConSelectCtrl ......................................................................................95

7.5.7. PortA (NID = 0Ah): PwrState .............................................................................................95

7.5.8. PortA (NID = 0Ah): PinWCntrl ............................................................................................96

7.5.9. PortA (NID = 0Ah): UnsolResp ..........................................................................................97

7.5.10. PortA (NID = 0Ah): ChSense ...........................................................................................98

SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO

92HD83

V 0.98 04/09

92HD83

SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO

PC AUDIO

7.5.11. PortA (NID = 0Ah): EAPDBTLLR .....................................................................................98

7.5.12. PortA (NID = 0Ah): ConfigDefault ....................................................................................99

7.6. PortB (NID = 0Bh): WCap ..............................................................................................................101

7.6.1. PortB (NID = 0Bh): PinCap ..............................................................................................103

7.6.2. PortB (NID = 0Bh): ConLst ...............................................................................................104

7.6.3. PortB (NID = 0Bh): ConLstEntry0 ....................................................................................105

7.6.4. PortB (NID = 0Bh): ConSelectCtrl ....................................................................................106

7.6.5. PortB (NID = 0Bh): PwrState ...........................................................................................106

7.6.6. PortB (NID = 0Bh): PinWCntrl ..........................................................................................107

7.6.7. PortB (NID = 0Bh): UnsolResp ........................................................................................108

7.6.8. PortB (NID = 0Bh): ChSense ...........................................................................................108

7.6.9. PortB (NID = 0Bh): EAPDBTLLR .....................................................................................109

7.6.10. PortB (NID = 0Bh): ConfigDefault ..................................................................................109

7.7. PortC (NID = 0Ch): WCap .............................................................................................................112

7.7.1. PortC (NID = 0Ch): PinCap ..............................................................................................113

7.7.2. PortC (NID = 0Ch): ConLst ..............................................................................................115

7.7.3. PortC (NID = 0Ch): ConLstEntry0 ....................................................................................115

7.7.4. PortC (NID = 0Ch): InAmpLeft .........................................................................................116

7.7.5. PortC (NID = 0Ch): InAmpRight .......................................................................................116

7.7.6. PortC (NID = 0Ch): ConSelectCtrl ...................................................................................117

7.7.7. PortC (NID = 0Ch): PwrState ...........................................................................................117

7.7.8. PortC (NID = 0Ch): PinWCntrl .........................................................................................118

7.7.9. PortC (NID = 0Ch): UnsolResp ........................................................................................119

7.7.10. PortC (NID = 0Ch): ChSense .........................................................................................119

7.7.11. PortC (NID = 0Ch): EAPDBTLLR ...................................................................................120

7.7.12. PortC (NID = 0Ch): ConfigDefault ..................................................................................120

7.8. PortD (NID = 0Dh): WCap .............................................................................................................123

7.8.1. PortD (NID = 0Dh): PinCap ..............................................................................................125

7.8.2. PortD (NID = 0Dh): ConLst ..............................................................................................126

7.8.3. PortD (NID = 0Dh): ConLstEntry0 ....................................................................................127

7.8.4. PortD (NID = 0Dh): ConSelectCtrl ...................................................................................128

7.8.5. PortD (NID = 0Dh): PwrState ...........................................................................................128

7.8.6. PortD (NID = 0Dh): PinWCntrl .........................................................................................129

7.8.7. PortD (NID = 0Dh): EAPDBTLLR .....................................................................................129

7.8.8. PortD (NID = 0Dh): ConfigDefault ....................................................................................130

7.9. PortE (NID = 0Eh): WCap ..............................................................................................................133

7.9.1. PortE (NID = 0Eh): PinCap ..............................................................................................134

7.9.2. PortE (NID = 0Eh): ConLst ...............................................................................................136

7.9.3. PortE (NID = 0Eh): ConLstEntry0 ....................................................................................136

7.9.4. PortE (NID = 0Eh): InAmpLeft ..........................................................................................137

7.9.5. PortE (NID = 0Eh): InAmpRight .......................................................................................137

7.9.6. PortE (NID = 0Eh): ConSelectCtrl ....................................................................................138

7.9.7. PortE (NID = 0Eh): PwrState ...........................................................................................138

7.9.8. PortE (NID = 0Eh): PinWCntrl ..........................................................................................139

7.9.9. PortE (NID = 0Eh): UnsolResp ........................................................................................140

7.9.10. PortE (NID = 0Eh): ChSense .........................................................................................140

7.9.11. PortE (NID = 0Eh): EAPDBTLLR ...................................................................................141

7.9.12. PortE (NID = 0Eh): ConfigDefault ..................................................................................141

7.10. PortF (NID = 0Fh): WCap ............................................................................................................144

7.10.1. PortF (NID = 0Fh): PinCap .............................................................................................145

7.10.2. PortF (NID = 0Fh): ConLst .............................................................................................147

7.10.3. PortF (NID = 0Fh): ConLstEntry0 ...................................................................................147

7.10.4. PortF (NID = 0Fh): InAmpLeft ........................................................................................148

7.10.5. PortF (NID = 0Fh): InAmpRight ......................................................................................148

7.10.6. PortF (NID = 0Fh): ConSelectCtrl ..................................................................................149

SINGLE CHIP PC AUDIO SYSTEM, CODEC+SPEAKER AMPLIFIER+CAPLESS HP+LDO

92HD83

V 0.98 04/09

92HD83C1C5NLGXYYX8 Related Products

	92HD83C1C5NLGXYYX8	92HD83C1C5NLGXYYX	92HD83C1C5NLGXUAX8	92HD83C1X5NLGXUAX8	92HD83C1X5NLGXYYX8	92HD83C1X5NLGXYYX
Description	Microprocessor Circuit, ROHS COMPLIANT, QFN-48	Microprocessor Circuit, ROHS COMPLIANT, QFN-48	Microprocessor Circuit	Microprocessor Circuit	Microprocessor Circuit, ROHS COMPLIANT, QFN-48	Microprocessor Circuit, ROHS COMPLIANT, QFN-48
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
package instruction	ROHS COMPLIANT, QFN-48	ROHS COMPLIANT, QFN-48	QFN-48	QFN-48	HVQCCN,	HVQCCN,
Reach Compliance Code	compliant	compliant	unknown	unknown	compliant	compliant
JESD-30 code	S-XQCC-N48	S-XQCC-N48	S-XQCC-N48	S-XQCC-N48	S-XQCC-N48	S-XQCC-N48
JESD-609 code	e3	e3	e3	e3	e3	e3
length	7 mm	7 mm	7 mm	7 mm	7 mm	7 mm
Humidity sensitivity level	3	3	3	3	3	3
Number of terminals	48	48	48	48	48	48
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	HVQCCN	HVQCCN	HVQCCN	HVQCCN	HVQCCN	HVQCCN
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Maximum seat height	1 mm	1 mm	1 mm	1 mm	1 mm	1 mm
Maximum supply voltage	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	MATTE TIN	MATTE TIN	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
width	7 mm	7 mm	7 mm	7 mm	7 mm	7 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR CIRCUIT	MICROPROCESSOR CIRCUIT	MICROPROCESSOR CIRCUIT	MICROPROCESSOR CIRCUIT	MICROPROCESSOR CIRCUIT	MICROPROCESSOR CIRCUIT
Is it lead-free?	Lead free	Lead free	-	-	Lead free	Lead free
Parts packaging code	QFN	QFN	-	-	QFN	QFN
Contacts	48	48	-	-	48	48
Peak Reflow Temperature (Celsius)	260	260	-	-	260	260
Certification status	Not Qualified	Not Qualified	-	-	Not Qualified	Not Qualified
Maximum time at peak reflow temperature	30	30	-	-	30	30

Recommended Resources

Interface circuit for automatic counting with electronic counter a

Pulsating constant current charging circuit diagram

MAX663 series output voltage setting method circuit without overcurrent protection circuit diagram

One of the circuit diagrams to expand the output capacity of the power transformer

555 water level and sewage controller circuit

monostable circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components