GENERAL DESCRIPTION ............................................................................................................................................ 6
FEATURES .................................................................................................................................................................... 6
ORDER INFORMATION ................................................................................................................................................ 7
Simplified LPDDR2 State Diagram .............................................................................................................................. 13
7.1.1
7.2.1
7.2.2
7.2.3
7.2.4
7.2.5
7.2.6
7.2.7
Simplified LPDDR2 Bus Interface State Diagram ......................................................................................................... 14
Power Ramp and Device Initialization.......................................................................................................................... 15
Timing Parameters for Initialization .............................................................................................................................. 17
Power Ramp and Initialization Sequence .................................................................................................................... 17
Initialization after Reset (without Power ramp) ............................................................................................................. 18
Burst Sequence by Burst Length (BL), Burst Type (BT), and Warp Control (WC) .............................................. 21
Non Wrap Restrictions ...................................................................................................................................... 21
Command Input Setup and Hold Timing............................................................................................................ 26
CKE Input Setup and Hold Timing .................................................................................................................... 26
Read and Write Access Modes.................................................................................................................................... 27
Reads Interrupted by a Read....................................................................................................................................... 32
Writes Interrupted by a Write ....................................................................................................................................... 35
Write Data Mask .......................................................................................................................................................... 37
Write Data Mask Timing .................................................................................................................................... 37
Bank Selection for Precharge by Address Bits .................................................................................................. 38
Burst Read Operation Followed by Precharge ............................................................................................................. 38
Burst Read Followed by Precharge: RL = 3, BL = 8, RU(tRTP(min)/tCK) = 2 .................................................... 39
Burst Read Followed by Precharge: RL = 3, BL = 4, RU(tRTP(min)/tCK) = 3 .................................................... 39
Burst Write Followed by Precharge ............................................................................................................................. 40
Auto Precharge Operation ........................................................................................................................................... 41
Burst Read with Auto-Precharge ................................................................................................................................. 41
Burst Write with Auto-Precharge.................................................................................................................................. 42
Definition of tSRF .............................................................................................................................................. 45
Allowable Transition from Repetitive Burst Refresh ........................................................................................... 47
NOT-Allowable Transition from Repetitive Burst Refresh .................................................................................. 47
Recommended Self-Refresh Entry and Exit ...................................................................................................... 48
All Bank Refresh Operation............................................................................................................................... 48
Burst Write Followed by MRR: RL = 3, WL = 1, BL = 4 ..................................................................................... 52
Temperature Sensor.................................................................................................................................................... 53
Temperature Sensor Timing ............................................................................................................................. 54
Refresh to Refresh Timing with CKE Intensive Environment ............................................................................. 61
Read to Power-Down Entry............................................................................................................................... 62
Read with Auto Precharge to Power-Down Entry .............................................................................................. 62
Write to Power-Down Entry ............................................................................................................................... 63
Write with Auto Precharge to Power-Down Entry .............................................................................................. 63
Refresh Command to Power-Down Entry.......................................................................................................... 64
Activate Command to Power-Down Entry ......................................................................................................... 64
Precharge/Precharge-All Command to Power-Down Entry ............................................................................... 64
Mode Register Read to Power-Down Entry ....................................................................................................... 65
MRW Command to Power-Down Entry ............................................................................................................. 65
Deep Power-Down ...................................................................................................................................................... 65
Deep Power Down Entry and Exit Timing.......................................................................................................... 66
Input Clock Stop and Frequency Change .................................................................................................................... 66
No Operation Command .............................................................................................................................................. 67
Command Truth Table................................................................................................................................................. 68
CKE Truth Table.......................................................................................................................................................... 69
Current State Bank n - Command to Bank n Truth Table ............................................................................................. 70
Current State Bank n - Command to Bank m Truth Table ............................................................................................ 72
Data Mask Truth Table ................................................................................................................................................ 73
7.5
Truth Tables ................................................................................................................................................................. 67
Absolute Maximum DC Ratings ................................................................................................................................... 74
AC & DC Operating Conditions .................................................................................................................................... 74
8.2.1
8.2.1.1
8.2.2
8.2.3
8.2.4
8.2.4.1
8.2.4.1.1
8.2.4.1.2
8.2.4.1.3
8.2.4.2
8.2.4.2.1
8.2.4.3
8.2.4.3.1
8.2.4.4
8.2.4.4.1
8.2.4.4.2
8.2.4.5
8.2.4.6
8.2.4.7
8.2.4.8
8.2.5
8.2.5.1
8.2.5.2
8.2.5.3
Recommended DC Operating Conditions .................................................................................................................... 74
Recommended DC Operating Conditions ......................................................................................................... 74
Input Leakage Current ................................................................................................................................................. 75
Operating Temperature Conditions .............................................................................................................................. 75
AC and DC Input Measurement Levels ........................................................................................................................ 75
AC and DC Logic Input Levels for Single-Ended Signals................................................................................... 75
Single-Ended AC and DC Input Levels for CA and CS_n Inputs ....................................................................... 75
Single-Ended AC and DC Input Levels for CKE ................................................................................................ 76
Single-Ended AC and DC Input Levels for DQ and DM ..................................................................................... 76
LPDDR2-800/1066 Input Signal ........................................................................................................................ 78
AC and DC Logic Input Levels for Differential Signals ....................................................................................... 79
Differential Signal Definition .............................................................................................................................. 79
Differential swing requirements for clock (CK_t - CK_c) and strobe (DQS_t - DQS_c) ...................................... 79
Single-Ended Requirements for Differential Signals .......................................................................................... 80
Differential Input Cross Point Voltage ................................................................................................................ 81
Slew Rate Definitions for Single-Ended Input Signals ....................................................................................... 82
Slew Rate Definitions for Differential Input Signals ............................................................................................ 82
AC and DC Output Measurement Levels ..................................................................................................................... 83
Single Ended AC and DC Output Levels ........................................................................................................... 83
Differential AC and DC Output Levels ............................................................................................................... 83
Single Ended Output Slew Rate ........................................................................................................................ 83
Definition of Switching for CA Input Signals ...................................................................................................... 93
Definition of Switching for IDD4R ...................................................................................................................... 94
Definition of Switching for IDD4W ..................................................................................................................... 94
Definition for tCK(avg) and nCK................................................................................................................................... 97
Definition for tCK(abs) ................................................................................................................................................. 97
Definition for tCH(avg) and tCL(avg) ............................................................................................................................ 98
Definition for tJIT(per) .................................................................................................................................................. 98
Definition for tJIT(cc) ................................................................................................................................................... 98
Definition for tERR(nper) ............................................................................................................................................. 98
Definition for Duty Cycle Jitter tJIT(duty) ...................................................................................................................... 99
Definition for tCK(abs), tCH(abs) and tCL(abs) ............................................................................................................ 99
Clock Period Jitter Effects on Core Timing Parameters ............................................................................................... 99
Cycle Time De-rating for Core Timing Parameters ............................................................................................ 99
Clock Cycle De-rating for Core Timing Parameters ......................................................................................... 100
Clock Jitter Effects on Command/Address Timing Parameters .................................................................................. 100
Clock Jitter Effects on Read Timing Parameters ........................................................................................................ 100
LPDDR2 AC Timing .................................................................................................................................................. 103
CA and CS_n Setup, Hold and Derating .................................................................................................................... 108
CA and CS_n Setup and Hold Base-Values for 1V/nS .................................................................................... 108
Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220 ................................................................................ 109
Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition......................................................... 109
Nominal Slew Rate and tVAC for Setup Time tIS for CA and CS_n with Respect to Clock .............................. 110
Nominal Slew Rate for Hold Time tIH for CA and CS_n with Respect to Clock ................................................ 111
Tangent Line for Setup Time tIS for CA and CS_n with Respect to Clock ....................................................... 112
Tangent Line for Hold Time tIH for CA and CS_n with Respect to Clock ......................................................... 113
Data Setup, Hold and Slew Rate Derating ................................................................................................................. 114
Data Setup and Hold Base-Values .................................................................................................................. 114
8.3
IDD Specification Parameters and Test Conditions ..................................................................................................... 93
Period Clock Jitter ........................................................................................................................................................ 99
AC Timings ................................................................................................................................................................ 103
Publication Release Date: Feb. 18, 2016
Revision: A01-003
-4-
W979H6KB / W979H2KB
8.7.3.2
8.7.3.3
8.7.3.4
8.7.3.5
8.7.3.6
8.7.3.7
Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220 ............................................................................. 115
Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition......................................................... 115
Nominal Slew Rate and tVAC for Setup Time tDS for DQ with Respect to Strobe ........................................... 116
Nominal Slew Rate for Hold time tDH for DQ with Respect to Strobe .............................................................. 117
Tangent Line for Setup Time tDS for DQ with Respect to Strobe .................................................................... 118
Tangent Line for Hold Time tDH for DQ with Respect to Strobe ...................................................................... 119
REVISION HISTORY ................................................................................................................................................. 122
I have been very busy with work recently and have not participated in many activities in the forum. I feel this event is very good and I have learned a lot about power supplies from it. I only used po...
The interrupt technology of the microcontroller has, to a certain extent, solved the contradiction between the high-speed microcontroller core and the low-speed external devices, thereby greatly impro...
The activity is at the top of this page [url=https://bbs.eeworld.com.cn/thread-414389-1-1.html]https://bbs.eeworld.com.cn/thread-414389-1-1.html[/url] I will summarize some of the bugs that everyone h...
[font=微软雅黑][size=5][color=#0000ff]1. In 2013, you published 1 topic post and replied to 2 posts in EEWORLD. :funk: It's pitiful. I will try my best to interact with you in the future! [/color][/size][...
0 Introduction
With the development of my country's economy, the number of motor vehicles continues to increase. The growth of existing roads and other hardware facilities can no longer meet t...[Details]
0. Introduction
In daily life, we often see some special-purpose vehicles. When these vehicles pass through intersections, they often obtain the right of way at intersections by temporarily op...[Details]
1 Introduction
With the acceleration of the pace of urban modernization, society has higher requirements for urban road lighting and urban lighting projects. The state has clearly required tha...[Details]
1 Introduction
As an emerging microfabrication technology, micro-electromechanical system (MEMS) technology has begun to be applied in various fields. It can integrate functions such as inform...[Details]
5. Identifiers and keywords of C language
A complete PIC microcontroller C language program usually consists of six parts: include files (i.e. header files 1, variable definitions, variable de...[Details]
This week, Microsoft held its 2012 Microsoft Worldwide Partner Conference (WPC) in Toronto, Canada. At the conference, Microsoft showed its new products and services to partners around the world. A...[Details]
Flooded Batteries
This battery developed in Germany can be used to power flashlights, strobe lights and toys as long as it is filled with water. This battery can be stored for 50 years and can...[Details]
As a simple and practical input device, buttons have been used in various microcontroller application systems and are ubiquitous. However, the buttons used in different practical occasions are also...[Details]
Introduction
Liquid crystal, as a display device, is widely used in low-power products such as instruments, meters, and electronic equipment with its unique advantages. In the past, the displ...[Details]
Abstract: In recent years, with the establishment and grid-connected power generation of a large number of solar photovoltaic power stations at home and abroad, photovoltaic grid-connected inverter...[Details]
Key Points
1. Now, in addition to high-end smartphones and tablets, users also expect to use touch screens in other applications, and they are gradually appearing in cars and instruments.
...[Details]
1 Introduction
With the rapid economic development, my country's electricity demand has been growing at a rate of more than 20% per year. According to the current economic development trend an...[Details]
LED is now known as the fourth generation of light sources. High-power LED has many advantages over traditional light sources in outdoor lighting.
1 LED lamps have high light efficiency
C...[Details]
This article focuses on closing the feedback loop of an isolated power supply using a TL431 shunt regulator. The article discusses a method to extend the bandwidth of the power supply control loop ...[Details]
Infrared remote control is widely used in home appliances, but the remote controls produced are not compatible with each other. The universal remote controls commonly seen on the market can only co...[Details]
PCB Design
京公网安备 11010802033920号
EEWORLD
