3-1445052-1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> The connector> 3-1445052-1

3-1445052-1: DescriptionPin and socket connectorMICRO MNL HDR ASSY S/ROW LF; CategoryThe connector The connector; File Size180KB，1 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com; Environmental Compliance

Download Datasheet Parametric View All

3-1445052-1 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	3-1445052-1	-	-	View	Buy Now

3-1445052-1 Overview

Pin and socket connectorMICRO MNL HDR ASSY S/ROW LF

3-1445052-1 Parametric

Parameter Name	Attribute value
Brand Name	AMP
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	MATE-N-LOK, POLARIZED
Board mount options	SPLIT BOARD LOCK
body width	0.223 inch
subject depth	0.364 inch
body length	1.457 inch
Body/casing type	PLUG
Connector type	POWER CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Dielectric withstand voltage	1500VAC V
Durability	30 Cycles
empty shell	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	100000000 Ω
Insulator color	BLACK
insulator material	NYLON
MIL compliance	NO
Plug contact pitch	0.118 inch
Plug information	1-1445022-1
Mixed contacts	NO
Installation option 1	LOCKING
Installation option 2	FRICTION LOCK
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
Plating thickness	100u inch
polarization key	POLARIZED HOUSING
Rated current (signal)	5 A
Guideline	CSA, UL
reliability	COMMERCIAL
Shell material	NYLON
Terminal pitch	2.9972 mm
Termination type	SURFACE MOUNT
Total number of contacts	11
UL Flammability Code	94V-0
Base Number Matches	1

Preview

Download Datasheet

View All

THIS DRAWING IS UNPUBLISHED.

RELEASED FOR PUBLICATION

BY -

REVISIONS

LTR

DESCRIPTION

DATE

DWN

APVD

9.24

REF

CONTACT

REVISED PER ECR-16-011494

20JUN2017

6.00

REF

3.00

REF

1.30

CIRCUIT 1

3.86

2.88

REF

3.97

REF

MATERIAL:

CONTACTS - BRASS

HOUSING - UL 94V-O RATED HIGH TEMP NYLON, COLOR BLACK.

HOLDDOWNS: - PHOSPHOR BRONZE.

PLATING:

CONTACTS - 2.54µm MINIMUM TIN-LEAD OVER 1.27µm MINIMUM

NICKEL.

HOLDDOWNS: 2.54µm MINIMUM TIN-LEAD OVER 1.27µm MINIMUM

NICKEL.

0.51

DIM W # 0.39

HOUSING

HOLDDOWN

RECOMMENDED PC BOARD THICKNESS OF 1.57.

KAPTON VACUUM PICK UP BUTTON.

PLATING:

CONTACTS - 2.54µm MINIMUM MATTE TIN OVER 1.27µm MINIMUM

NICKEL.

HOLDDOWNS: 2.54µm MINIMUM MATTE TIN OVER 1.27µm MINIMUM

NICKEL.

INCLUDES CONTACT TAILS

AND HOUSING STANDOFFS

33.00

30.00

27.00

24.00

21.00

18.00

15.00

12.00

9.00

6.00

3.00

33.00

30.00

27.00

24.00

21.00

18.00

15.00

12.00

9.00

6.00

3.00

DIM Z

DWN

CHK

37.43

34.43

31.43

28.43

25.43

22.43

19.43

16.43

13.43

10.43

7.43

37.43

34.43

31.43

28.43

25.43

22.43

19.43

16.43

13.43

10.43

7.43

DIM V

07OCT2000

NAME

40.00

37.00

34.00

31.00

28.00

25.00

22.00

19.00

16.00

13.00

10.00

40.00

37.00

34.00

31.00

28.00

25.00

22.00

19.00

16.00

13.00

10.00

DIM W

NO. OF

POSN

3-1445052-2

3-1445052-1

3-1445052-0

2-1445052-9

2-1445052-8

2-1445052-7

2-1445052-6

2-1445052-5

2-1445052-4

2-1445052-3

2-1445052-2

1-1445052-2

1-1445052-1

1-1445052-0

1445052-9

1445052-8

1445052-7

1445052-6

1445052-5

1445052-4

1445052-3

1445052-2

PART NUMBER

TE Connectivity

SUPERSEDED BY 3-1445052-2

SUPERSEDED BY 3-1445052-1

DIM Z

1.27

0.08

TYP

CIRCUIT 1

3.00

TYP

2.54

0.08

SUPERSEDED BY 3-1445052-0

SUPERSEDED BY 2-1445052-9

SUPERSEDED BY 2-1445052-8

SUPERSEDED BY 2-1445052-7

SUPERSEDED BY 2-1445052-6

SUPERSEDED BY 2-1445052-5

SUPERSEDED BY 2-1445052-4

SUPERSEDED BY 2-1445052-3

SUPERSEDED BY 2-1445052-2

2.41

0.08

2 PLC

FINISH

3.20

2.15

DIM V

THIS DRAWING IS A CONTROLLED DOCUMENT.

DIMENSIONS:

TOLERANCES UNLESS

OTHERWISE SPECIFIED:

MATERIAL

PCB LAYOUT COMPONENT SIDE

0 PLC

1 PLC

2 PLC

3 PLC

4 PLC

ANGLES

FINISH

0.13

20-FEB-2001

K. WHITAKER

APVD

20-FEB-2001

C. JONES

PRODUCT SPEC

APPLICATION SPEC

J.ROOT

1471-9 (3/13)

SEE TABLE

WEIGHT

CUSTOMER DRAWING

00779

SIZE

VERTICAL SURFACE MOUNT HEADER ASSY

TIN CONTACTS, W/THRU HOLE HOLDDOWNS,

SINGLE ROW, MICRO MATE-N-LOK

CAGE CODE

DRAWING NO

RESTRICTED TO

1445052

SCALE

5:1

SHEET

REV

Recommended Resources

Light controlled music integrated circuit

The single-phase electric energy meter is connected to the circuit through a current transformer

Multi-channel power supply circuit diagram of digital camera using LT1308

Vibration test circuit

Mechanical switch shaping circuit

MP1540 boost circuit problem: What is the function of R5 and D1 in the figure? Is the function of R5 to ensure that EN is reliably grounded and the chip does not work when the EN terminal is in an unknown state? I'm not sure about...; zhangkai0215 Power technology

Weird problem with Altera PLL: I encountered a strange problem. The FPGA used in my design is Stratix II GX. My program has been running normally in this FPGA. Two days ago, I put it in a high and low temperature box for testing. I...; eeleader-mcu FPGA/CPLD

Simulation software for EDA technology: This is the software installation and usage method of MAX+PLUE. [[i] This post was last edited by tsf4 on 2008-10-20 07:31 [/i]]...; tsf4 Analog electronics

What topology inverter bridge is on the right side of this picture?: What topology is the inverter bridge on the right side of this picture? The left side is the rectifier, right?...; 西里古1992 Power technology

【X-Nucleo experience】Run the routine with ST APP: [i=s] This post was last edited by ddllxxrr on 2014-12-14 11:23 [/i] In the past, I used the universal BLUE TOOLS instead of the ST APP for Bluetooth connection. Today I have time again, so I got up i...; ddllxxrr stm32/stm8

DDS synthesis problem: Hello, Mr. Xia, Mr. Fan, and everyone! I have been studying DDS these days, and there is a question that I can't figure out. I think the frequency of the DDS output signal is ultimately limited by the...; Flotant_wings FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components