HCMOS/ TTL COMPATIBLE CERAMIC SURFACE MOUNT
CRYSTAL CLOCK OSCILLATORS
ASL
FEATURES:
• Leadless chip carrier (LCC), low profile.
• HCMOS and TTL Compatible.
• Tristate Enable / Disable Function.
• High Density Surface-Mount Applications.
• Available optional -40°C to 85°C extended temperature.
• Packaging: Tape and Reel.
APPLICATIONS:
• Provide clock signals for microprocessors and digital circuits.
• High Output drive capability applications.
STANDARD SPECIFICATIONS
3.5
SPECIFICATIONS
MHz - 25 MHz
1.544 MHz -
Fundamental, AT
125 MHz
-10°C to ++60° C
(See Options)
-10°C to 70°C
(See Options)
-55°C to-55°C to C
+ 125° +125°C
±50 ppm max.
(See Options)
± 100 ppm max.
(See Options)
±50 ppm 5 Vdc
(See Options)
max. ± 10%
200
Ω
m A max.MHz < F 324.0 MHz
_
30 for 3.5 for F < < MHz
150
Ω
m A max.MHz < F 506.0 MHz
for 4.0 for F < < MHz
_
45
100
Ω
m A max.MHz < F < 10.0 MHz
for 6.0 for F < 125 MHz
_
50
80
Ω
for 10 MHz < F < 14.0 MHz
Duty Cycle or Symmetry
40 / 60% max.
@ 1
/
2
V
dd
(See Options)
_
50
Ω
for 14 MHz < F < 25 MHz
6 ns max. for F < 100 MHz
Rise Capacitance
7 pF max.
Shuntand Fall TimesC
0
(T
R
/
T
F
)
_
4 ns max. for F > 100 MHz
16 p F
(See Option)
Load Capacitance C
L
_
10TTL or 15 pF (50pF max.) for F < 50 MHz
Drive Level
100 µΩ max.
Output Load
_
5TTL (25 pF) for F < 100 MHz
Aging
@
25° C First Year
± 5 pp m max.
_
5TTL (15 pF) for F < 125 MHz
Insulation Resistance
500
M
Ω
min. at 100 Vdc ± 15V
Output Voltage
0.9 * V
dd
min. (V
OH
)
0.4 V
dc
max. (V
OL
)
Start-up Time
(T
OSC
)
10 ms max.
Tristate Function
(V
IH
)
“1” or Open: Oscillation
> 2.2V
_
“0”:Output disabled in high impedance (Hi Z) < 0.8V
(V
IL
)
PARAMETERS
Frequency Range
Frequency Range
(F
o
)
Operation Mode
Operating Temperature (T
OPR
)
Operating Temperature
Storage Temperature (T
STO
)
Storage Temperature
Frequency Stability
(
25°C
Frequency Tolerance
@
∆F
/ F
o
)
Frequency Stability over Temp.
Supply Voltage
(V
dd
)
Equivalent Series Resistance
Input Current
(1
dd
)
(ESR) Maximum
BOTTOM
VIEW
Dimensions: Inches (mm)
( *) Pin 1 has internal pull-up resistor which allows Pin 1 to be left floating (enable high)
For test circuit, waveforms, please see page 67.
RECOMMENDED
Environmental and mechanical specifications on page 68, Group 2. Marking, see p. 78.
LAND PATTERN
A bypass capacitor 0.01 µF is required from Vdd to Gnd. See page 60.
Tape and Reel, (1,000 pcs./reel) see pages 74-75.
ORDERING OPTIONS
AS L - Frequency - Temperature - Overall Freq. Stability
-
Duty Cycle - 50 - Packaging
XX.XXXXX MHz
-D
-E
-F
-N
-L
for -10°C
for -20°C
for -30°C
for -30°C
for -40°C
to
to
to
to
to
+ 60°C
+ 70°C
+ 70°C
+ 85°C
+ 85°C
-S for 45 / 55%
@
1
/
2 Vdd
-S1 for 45 / 55%
@
1.4 Vdc
-R
-K
-H
-C
for ± 25 ppm max
for ± 30 ppm max
for ± 35 ppm max
for ± 50 ppm max
-T
(Tape & Reel)
PIN
N0.
FUNCTION
50 pF load
output drive
1
2
3
4
Tristate E/D
GND / Case
Output
V
dd
ABRACON
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
NOTE: Left blank if standard
•
All specifications and markings subject to change without notice
29 Journey • Aliso Viejo, CA 92656 • USA
(949) 448-7070
•
F
AX
: (949) 448-8484
E-
MAIL
:
abinfo
@
abracon.com •
I
NTERNET
A
DDRESS
:
www.abracon.com
®
- 33 -
C O R P O R AT I O N
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
