GD16544/HV-IG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Telecom circuit> GD16544/HV-IG

GD16544/HV-IG: DescriptionReceiver, 1-Func, Bipolar, CQFP68, GULLWING, MLC-68; CategoryTelecom circuit; File Size195KB，16 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric Compare View All

GD16544/HV-IG Overview

Receiver, 1-Func, Bipolar, CQFP68, GULLWING, MLC-68

GD16544/HV-IG Parametric

Parameter Name	Attribute value
Maker	Intel
Parts packaging code	QFP
package instruction	QFP, QFP68,.85SQ,40
Contacts	68
Reach Compliance Code	compliant
Is Samacsys	N
app	SONET;SDH
JESD-30 code	S-CQFP-G68
length	19.05 mm
Negative supply voltage rating	-5.2 V
Number of functions	1
Number of terminals	68
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP
Encapsulate equivalent code	QFP68,.85SQ,40
Package shape	SQUARE
Package form	FLATPACK
power supply	-5.2 V
Certification status	Not Qualified
Maximum seat height	3.302 mm
Maximum slew rate	0.66 mA
surface mount	YES
technology	BIPOLAR
Telecom integrated circuit types	ATM/SONET/SDH RECEIVER
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	1.016 mm
Terminal location	QUAD
width	19.05 mm
Base Number Matches	1

Preview

Download Datasheet

View All

an Intel company

10 Gbit/s

Receiver,

CDR and DeMUX

GD16544

Preliminary

General Description

GD16544 is a 9.95328 Gbit/s Receiver

chip for use in SDH STM-64 and SONET

OC-192 optical communication systems.

GD16544 is a Clock and Data Recovery

IC with:

an on-chip VCO

a Bang-Bang Phase Detector

a 1:16 De-multiplexer

a Lock Detect

a Phase and Frequency Detector.

Clock and data are regenerated by using

GD16544 in a

Phase Lock Loop

(PLL)

with an external loop filter.

The VCO frequency is controlled by two

different Phase and Frequency Detectors

to ensure capture and lock to the line

data rate. When the frequency deviates

more than ±500 ppm from the reference

clock, GD16544 automatically switches

the phase and frequency detector into

the PLL loop. In the auto lock mode the

locking range is selectable between

±500 or ±2000 ppm.

The Lock Detector circuit monitors the

VCO frequency and determines when the

VCO is within the locking range. If in lock

VCO

VCTL

Timing Control

Features

it switches the Bang-Bang Phase

Detector into the PLL.

When the VCO frequency is within the

locking range, the Bang-Bang Phase De-

tector takes over. It controls the phase of

the VCO until the sampling point of data

is in the middle of the bit period, where

the eye opening is largest. A

40 mV

Decision Threshold Control

(DTC) is pro-

vided at the 10 Gbit/s input.

The 10 Gbit/s input data is retimed and

de-multiplexed by the 1:16 DeMUX. The

parallel output interface is synchronised

with the 622 MHz output clock.

GD16544 is manufactured in a Silicon Bi-

polar process.

Complete Clock and Data Recovery

IC with auto acquisition.

Low noise 10 GHz VCO with ±5 %

tuning range.

Digital controlled lock to data by a

Bang-Bang Phase Detector.

Automatic capture of the VCO

frequency by a true Phase and

Frequency Detector.

Locking range selectable between

±500 and ±2000 ppm.

Input Decision Threshold Control

(DTC):

40 mV.

1:16 DeMUX with differential

622 Mbit/s data outputs.

Open collector clock and data

outputs.

622 MHz Clock output.

155 or 622 MHz Reference Clock.

Single supply operation: -5.2 V.

Power dissipation: 2.9 W (typ).

Silicon Bipolar technology.

68 pin Multi Layer Ceramic (MLC)

package.

GD16544 uses a single -5.2 V supply

voltage.

The power dissipation is 2.9 W typical.

GD16544 is delivered in a

Multi Layer

Ceramic

(MLC) package, with internal

high-speed 50

transmission lines.

CKOUT

CKOUTN

DO0

DON0

DIN

DTC

DTCN

Decision

Threshold

Control

Bang

Phase

Detector

1:16

Demultiplexer

Parallel

Output

Data

DO15

DON15

PCTL

POUT

Applications

REFCK

REFCKN

Phase

Frequency

Detector

1/4

PHIGH

Telecommunication systems:

– SDH STM-64

– SONET OC-192.

Fibre optic test equipment.

Submarine systems.

Lock

Detect

PLOW

LOCK

SEL3

SEL1

SEL2

TCK

RESET VDDO

VDD

VEE

VDDA

VEEA

Data Sheet Rev.: 05

GD16544/HV-IG Related Products

	GD16544/HV-IG	GD16544-IG
Description	Receiver, 1-Func, Bipolar, CQFP68, GULLWING, MLC-68	Receiver, 1-Func, Bipolar, CQFP68, GULLWING, MLC-68
Maker	Intel	Intel
Parts packaging code	QFP	QFP
package instruction	QFP, QFP68,.85SQ,40	QFP, QFP68,.85SQ,40
Contacts	68	68
Reach Compliance Code	compliant	compliant
Is Samacsys	N	N
app	SONET;SDH	SONET;SDH
JESD-30 code	S-CQFP-G68	S-CQFP-G68
length	19.05 mm	19.05 mm
Negative supply voltage rating	-5.2 V	-5.2 V
Number of functions	1	1
Number of terminals	68	68
Maximum operating temperature	70 °C	70 °C
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP	QFP
Encapsulate equivalent code	QFP68,.85SQ,40	QFP68,.85SQ,40
Package shape	SQUARE	SQUARE
Package form	FLATPACK	FLATPACK
power supply	-5.2 V	-5.2 V
Certification status	Not Qualified	Not Qualified
Maximum seat height	3.302 mm	3.302 mm
Maximum slew rate	0.66 mA	0.66 mA
surface mount	YES	YES
technology	BIPOLAR	BIPOLAR
Telecom integrated circuit types	ATM/SONET/SDH RECEIVER	ATM/SONET/SDH RECEIVER
Temperature level	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING
Terminal pitch	1.016 mm	1.016 mm
Terminal location	QUAD	QUAD
width	19.05 mm	19.05 mm
Base Number Matches	1	1

Recommended Resources

40W emergency fluorescent light circuit

Magnetic Wedding Doll Circuit

Displacement detection circuit using reflected light from photoconductive light-emitting elements

Double-ended input differential amplifier circuit

Practical frequency multiplier

Automatic battery charging circuit

RMB seeks design of GPRS transceiver based on single chip microcomputer: Requirements: Assembly C language programming is OK; MCU loading hex; drawing circuit diagram simulation; preferably with physical objects and technical skills +qq250513811...; neilzeng ARM Technology

Circuit for obtaining a lower DC voltage from a higher voltage power supply: ...; lorant

Received the prize LaunchPad: Thanks to eeworld and TI, I will work hard to make progress under your encouragement and guidance! :kiss:...; wanyi223 TI Technology Forum

【IMMC-DIY laser engraving machine】-After perfect adjustment of version 0.7: In view of some problems found in the previous assembly, some adjustments have been made here, mainly the laser mounting holes, and the type of mounting screws has been partially adjusted. Basically c...; kejoy DIY/Open Source Hardware

How does f5529 generate 200khz square wave: How does f5529 generate 200khz square wave...; ykpercy Microcontroller MCU

After 2440 BSP CE5.0 is migrated to CE 6.0, the residentflash directory cannot be seen: I followed the instructions in the post http://bbs.driverdevelop.com/read.php?tid-112006-page-2.html and ported the 2440 ce5.0 BSP to the ce6.0 platform. The system can boot and the display screen wor...; conanwind Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components