EEWORLDEEWORLDEEWORLD

Part Number

Search

M4A5-32/32-12VNC

Description
EE PLD, 12ns, CMOS, PQFP44, TQFP-44
CategoryProgrammable logic    Programmable logic devices   
File Size3MB,62 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Environmental Compliance  
Download Datasheet Parametric View All

M4A5-32/32-12VNC Overview

EE PLD, 12ns, CMOS, PQFP44, TQFP-44

M4A5-32/32-12VNC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerLattice
Parts packaging codeQFP
package instructionQFP,
Contacts44
Reach Compliance Codecompliant
ECCN codeEAR99
Is SamacsysN
maximum clock frequency52.6 MHz
JESD-30 codeS-PQFP-G44
JESD-609 codee3
length10 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines32
Number of terminals44
Maximum operating temperature70 °C
Minimum operating temperature
organize0 DEDICATED INPUTS, 32 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)260
Programmable logic typeEE PLD
propagation delay12 ns
Certification statusNot Qualified
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width10 mm
Base Number Matches1
MACH 4 CPLD Family
High Performance EE CMOS
Programmable Logic
FEATURES
x
High-performance, EE CMOS 3.3-V & 5-V CPLD families
x
Flexible architecture for rapid logic designs
I
MAC nclude
s
H
Adv
anc 4A Fam
e In
form ily
atio
n
x
x
x
x
x
x
x
x
— Excellent First-Time-Fit
TM
and refit feature
— SpeedLocking
TM
performance for guaranteed fixed timing
— Central, input and output switch matrices for 100% routability and 100% pin-out retention
High speed
— 5.0ns t
PD
Commercial and 7.5ns t
PD
Industrial
— 182MHz f
CNT
32 to 512 macrocells; 32 to 768 registers
44 to 352 pins in PLCC, PQFP, TQFP, BGA, or fpBGA packages
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— JTAG (IEEE 1149.1) compliant for boundary scan testing
— 3.3-V & 5-V JTAG in-system programming
— PCI compliant (-5/-55/-6/-65/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system designs
— Programmable pull-up or Bus-Friendly
TM
inputs and I/Os
— Hot-socketing
— Programmable security bit
— Individual output slew rate control
Flexible architecture for a wide range of design styles
— D/T registers and latches
— Synchronous or asynchronous mode
— Dedicated input registers
— Programmable polarity
— Reset/ preset swapping
Advanced EE CMOS process provides high-performance, cost-effective solutions
Supported by Vantis DesignDirect
TM
software for rapid logic development
— Supports HDL design methodologies with results optimized for Vantis
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
Lattice/Vantis and third-party hardware programming support
— Lattice/VantisPRO
TM
(formerly known as MACHPRO
®
) software for in-system programmability
support on PCs and automated test equipment
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,
and System General
Publication#
17466
Amendment/0
Rev:
J
Issue Date:
May 1999
Frequency division procedures
I wrote a program to divide the FPGA 50MHZ into 1HZ, but it seems not right. Can you help me find what is wrong? reg[22:0] counter; reg[1:0] clkout; always @(posedge clk) begin if(counter==25_000_000)...
hjl240 FPGA/CPLD
The difference between Cortex-A8 and ARM11
What are the differences between Cortex-A8 and ARM11 as two classic cores of ARM? Let's take a brief look at them:  Cortex-A8 is a microprocessor based on ARMv7 instruction architecture, running at sp...
flyday ARM Technology
[Voice Recognition Positioning] Material Unboxing-ESP32-S2-KALUGA-1
I have heard about the power of the ESP32 series chips for a long time, but I have never had the opportunity to use them in my work. This Digi-Jet Design Competition is a good opportunity to get in to...
gameboy22 DigiKey Technology Zone
Recruitment (Beijing) Analog Application Engineer
[email]jonathan@chinaeejob.com[/email]Analog Application EngineerJob Description 1. Routine lab administration and maintenance. 2. Accomplish various analog chip evaluations and prepare evaluation rep...
jonathan_cao Recruitment
Can any experts please tell me how can I map one of the keys on my matrix keyboard to the F1 function?
There is no scan code corresponding to this key in the matrix_0409 folder provided by my development board. How can I achieve this goal? I need to provide the application layer with the function keys ...
林临磷 Embedded System
Tell me about the TI data converters you have used and what you think of them?
I will be using TI data converters recently, so I want to hear your experience. Thanks. :) eeworldpostqq...
绿茶 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1673  556  2536  1827  2813  34  12  52  37  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号