Data Sheet
FEATURES
1 Ω typical on resistance
0.2 Ω on resistance flatness
±3.3 V to ±8 V dual-supply operation
3.3 V to 16 V single-supply operation
No V
L
supply required
3 V logic-compatible inputs
Rail-to-rail operation
Continuous current per channel
LFCSP package: 280 mA
TSSOP package: 175 mA
16-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP
1 Ω Typical On Resistance, ±5 V, +12 V,
+5 V, and +3.3 V Quad SPST Switches
ADG1611/ADG1612/ADG1613
FUNCTIONAL BLOCK DIAGRAMS
S1
IN1
D1
S2
IN2
D2
S3
IN3
D3
S4
IN4
D4
NOTES
1. SWITCHES SHOWN FOR A LOGIC 1 INPUT.
07981-001
07981-034
ADG1611
APPLICATIONS
Communication systems
Medical systems
Audio signal routing
Video signal routing
Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Relay replacements
IN1
Figure 1.
S1
D1
S2
IN2
D2
S3
IN3
D3
S4
IN4
D4
NOTES
1. SWITCHES SHOWN FOR A LOGIC 1 INPUT.
07981-033
ADG1612
GENERAL DESCRIPTION
The
ADG1611/ADG1612/ADG1613
contain four independent
single-pole/single-throw (SPST) switches. The
ADG1611
and
ADG1612
differ only in that the digital control logic is inverted.
The
ADG1611
switches are turned on with Logic 0 on the
appropriate control input, while Logic 1 is required for the
ADG1612
switches. The
ADG1613
has two switches with
digital control logic similar to that of the
ADG1611;
the logic is
inverted on the other two switches. Each switch conducts equally
well in both directions when on and has an input signal range that
extends to the supplies. In the off condition, signal levels up to
the supplies are blocked.
The
ADG1613
exhibits break-before-make switching action for use
in multiplexer applications. Inherent in the design is the low charge
injection for minimum transients when switching the digital inputs.
The ultralow on resistance of these switches make them ideal
solutions for data acquisition and gain switching applications
where low on resistance and distortion is critical. The on resistance
profile is very flat over the full analog input range, ensuring
excellent linearity and low distortion when switching audio signals.
The CMOS construction ensures ultralow power dissipation, making
them ideally suited for portable and battery-powered instruments.
Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
Figure 2.
S1
IN1
D1
S2
IN2
D2
ADG1613
IN3
S3
D3
S4
IN4
D4
NOTES
1. SWITCHES SHOWN FOR A LOGIC 1 INPUT.
Figure 3.
PRODUCT HIGHLIGHTS
1.
2.
3.
4.
5.
6.
1.6 Ω maximum on resistance over temperature.
Minimum distortion: THD + N = 0.007%.
3 V logic-compatible digital inputs: V
INH
= 2.0 V, V
INL
= 0.8 V.
No V
L
logic power supply required.
Ultralow power dissipation: <16 nW.
16-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2009-2015 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADG1611/ADG1612/ADG1613
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagrams ............................................................... 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
±5 V Dual Supply ......................................................................... 3
12 V Single Supply ........................................................................ 4
5 V Single Supply .......................................................................... 5
Data Sheet
3.3 V Single Supply........................................................................6
Continuous Current per Channel, S or D ..................................7
Absolute Maximum Ratings ............................................................8
ESD Caution...................................................................................8
Pin Configurations and Function Descriptions ............................9
Typical Performance Characteristics ........................................... 10
Test Circuits..................................................................................... 13
Terminology .................................................................................... 15
Outline Dimensions ....................................................................... 16
Ordering Guide .......................................................................... 16
REVISION HISTORY
5/15—Rev. B to Rev. C
Changed NC Pin to NIC Pin ........................................ Throughout
Updated Outline Dimensions ....................................................... 16
Changes to Ordering Guide .......................................................... 16
3/12—Rev. A to Rev. B
Changes to Figure 16 ...................................................................... 11
8/09—Rev. 0 to Rev. A
Changes to On Resistance (R
ON
) Parameter, On Resistance Match
Between Channels (∆R
ON
) Parameter, and On Resistance Flatness
(R
FLATON
) Parameter, Table 4 ............................................................ 6
Changes to Figure 7 Caption ......................................................... 10
1/09—Revision 0: Initial Version
Rev. C | Page 2 of 16
Data Sheet
SPECIFICATIONS
±5 V DUAL SUPPLY
V
DD
= +5 V ± 10%, V
SS
= −5 V ± 10%, GND = 0 V, unless otherwise noted.
Table 1.
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance (R
ON
)
On Resistance Match Between Channels (∆R
ON
)
On Resistance Flatness (R
FLAT(ON)
)
LEAKAGE CURRENTS
Source Off Leakage, I
S
(Off )
Drain Off Leakage, I
D
(Off )
Channel On Leakage, I
D
, I
S
(On)
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current, I
INL
or I
INH
Digital Input Capacitance, C
IN
DYNAMIC CHARACTERISTICS
1
t
ON
t
OFF
Break-Before-Make Time Delay, t
D
(ADG1613 Only)
Charge Injection
Off Isolation
Channel-to-Channel Crosstalk
Total Harmonic Distortion + Noise (THD + N)
−3 dB Bandwidth
C
S
(Off )
C
D
(Off )
C
D
, C
S
(On)
POWER REQUIREMENTS
I
DD
V
DD
/V
SS
1
ADG1611/ADG1612/ADG1613
25°C
−40°C to
+85°C
−40°C to
+125°C
V
DD
to V
SS
Unit
V
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
nA typ
Test Conditions/Comments
1
1.2
0.04
0.08
0.2
0.25
±0.1
±0.3
±0.1
±0.3
±0.2
±0.4
1.4
0.09
0.29
1.6
0.1
0.34
V
S
= ±4.5 V, I
S
= −10 mA; see Figure 24
V
DD
= ±4.5 V, V
SS
= ±4.5 V
V
S
= ±4.5 V, I
S
= −10 mA
V
S
= ±4.5 V, I
S
= −10 mA
V
DD
= +5.5 V, V
SS
= −5.5 V
V
S
= ±4.5 V, V
D
=
∓4.5
V; see Figure 25
V
S
= ±4.5 V, V
D
=
∓4.5
V; see Figure 25
V
S
= V
D
= ±4.5 V; see Figure 26
±1
±1
±1.5
±6
±6
±10
2.0
0.8
±0.1
±0.1
nA max
nA typ
nA max
nA typ
nA max
V min
V max
µA typ
µA max
pF typ
ns typ
ns max
ns typ
ns max
ns typ
ns min
pC typ
dB typ
dB typ
% typ
MHz typ
pF typ
pF typ
pF typ
µA typ
µA max
V min/max
+0.005
5
165
212
105
137
25
140
70
110
0.007
42
63
63
154
0.001
V
IN
= V
GND
or V
DD
253
150
285
159
20
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 2.5 V; see Figure 31
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 2.5 V; see Figure 31
R
L
= 300 Ω, C
L
= 35 pF
V
S1
= V
S2
= 2.5 V; see Figure 32
V
S
= 0 V, R
S
= 0 Ω, C
L
= 1 nF; see Figure 33
R
L
= 50 Ω, C
L
= 5 pF, f = 1 MHz;
see Figure 27
R
L
= 50 Ω, C
L
= 5 pF, f = 1 MHz;
see Figure 28
R
L
= 110 Ω, 5 V p-p, f = 20 Hz to 20 kHz;
see Figure 30
R
L
= 50 Ω, C
L
= 5 pF; see Figure 29
V
S
= 0 V, f = 1 MHz
V
S
= 0 V, f = 1 MHz
V
S
= 0 V, f = 1 MHz
V
DD
= +5.5 V, V
SS
= −5.5 V
Digital inputs = 0 V or V
DD
1.0
±3.3/±8
Guaranteed by design, not subject to production test.
Rev. C | Page 3 of 16
ADG1611/ADG1612/ADG1613
12 V SINGLE SUPPLY
V
DD
= 12 V ± 10%, V
SS
= 0 V, GND = 0 V, unless otherwise noted.
Table 2.
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance (R
ON
)
On Resistance Match Between Channels (∆R
ON
)
On Resistance Flatness (R
FLAT(ON)
)
LEAKAGE CURRENTS
Source Off Leakage, I
S
(Off )
Drain Off Leakage, I
D
(Off )
Channel On Leakage, I
D
, I
S
(On)
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current, I
INL
or I
INH
Digital Input Capacitance, C
IN
DYNAMIC CHARACTERISTICS
1
t
ON
t
OFF
Break-Before-Make Time Delay, t
D
(ADG1613
Only)
Charge Injection
Off Isolation
Channel-to-Channel Crosstalk
Total Harmonic Distortion + Noise
−3 dB Bandwidth
C
S
(Off )
C
D
(Off )
C
D
, C
S
(On)
POWER REQUIREMENTS
I
DD
I
DD
V
DD
1
Data Sheet
25°C
−40°C to
+85°C
−40°C to
+125°C
0 V to V
DD
Unit
V
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
nA typ
nA max
nA typ
nA max
nA typ
nA max
V min
V max
µA typ
µA max
pF typ
ns typ
ns max
ns typ
ns max
ns typ
ns min
pC typ
dB typ
dB typ
% typ
MHz typ
pF typ
pF typ
pF typ
µA typ
µA max
µA typ
µA max
V min/max
Test Conditions/Comments
0.95
1.1
0.03
0.06
0.2
0.23
±0.1
±0.3
±0.1
±0.3
±0.2
±0.4
1.25
0.7
0.27
1.45
0.08
0.32
V
S
= 0 V to 10 V, I
S
= −10 mA; see Figure 24
V
DD
= 10.8 V, V
SS
= 0 V
V
S
= 0 V to 10 V, I
S
= −10 mA
V
S
= 0 V to 10 V, I
S
= −10 mA
V
DD
= 13.2 V, V
SS
= 0 V
V
S
= 1 V/10 V, V
S
= 10 V/1 V, see Figure 25
V
S
= 1 V/10 V, V
S
= 10 V/1 V see Figure 25
V
S
= V
D
= 1 V or 10 V; see Figure 26
±1
±1
±1.5
±6
±6
±10
2.0
0.8
0.001
±0.1
5
125
156
75
87
35
V
IN
= V
GND
or V
DD
190
93
215
99
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 8 V; see Figure 31
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 8 V; see Figure 31
R
L
= 300 Ω, C
L
= 35 pF
V
S1
= V
S2
= 8 V; see Figure 32
V
S
= 6 V, R
S
= 0 Ω, C
L
= 1 nF; see Figure 33
R
L
= 50 Ω, C
L
= 5 pF, f = 1 MHz; see Figure 27
R
L
= 50 Ω, C
L
= 5 pF, f = 1 MHz; see Figure 28
R
L
= 110 Ω, 5 V p-p, f = 20 Hz to 20 kHz;
see Figure 30
R
L
= 50 Ω, C
L
= 5 pF; see Figure 29
V
S
= 6 V, f = 1 MHz
V
S
= 6 V, f = 1 MHz
V
S
= 6 V, f = 1 MHz
V
DD
= 12 V
Digital inputs = 0 V or V
DD
Digital inputs = 5 V
30
170
70
110
0.012
38
60
60
154
0.001
1
320
480
3.3/16
Guaranteed by design, not subject to production test.
Rev. C | Page 4 of 16
Data Sheet
5 V SINGLE SUPPLY
V
DD
= 5 V ± 10%, V
SS
= 0 V, GND = 0 V, unless otherwise noted.
Table 3.
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance (R
ON
)
On Resistance Match Between Channels (∆R
ON
)
On Resistance Flatness (R
FLAT(ON)
)
LEAKAGE CURRENTS
Source Off Leakage, I
S
(Off )
Drain Off Leakage, I
D
(Off )
Channel On Leakage, I
D
, I
S
(On)
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current, I
INL
or I
INH
Digital Input Capacitance, C
IN
DYNAMIC CHARACTERISTICS
1
t
ON
t
OFF
Break-Before-Make Time Delay, t
D
(ADG1613 Only)
Charge Injection
Off Isolation
Channel-to-Channel Crosstalk
Total Harmonic Distortion + Noise
−3 dB Bandwidth
C
S
(Off )
C
D
(Off )
C
D
, C
S
(On)
POWER REQUIREMENTS
I
DD
V
DD
1
ADG1611/ADG1612/ADG1613
25°C
−40°C to
+85°C
−40°C to
125°C
0 V to V
DD
Unit
V
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
nA typ
nA max
nA typ
nA max
nA typ
nA max
V min
V max
µA typ
µA max
pF typ
ns typ
ns max
ns typ
ns max
ns typ
ns min
pC typ
dB typ
dB typ
% typ
MHz typ
pF typ
pF typ
pF typ
µA typ
µA max
V min/max
Test Conditions/Comments
1.7
2.15
0.05
0.09
0.4
0.53
±0.05
±0.3
±0.05
±0.3
±0.15
±0.4
2.4
0.12
0.55
2.7
0.15
0.6
V
S
= 0 V to 4.5 V, I
S
= −10 mA; see Figure 24
V
DD
= 4.5 V, V
SS
= 0 V
V
S
= 0 V to 4.5 V, I
S
= −10 mA
V
S
= 0 V to 4.5 V, I
S
= −10 mA
V
DD
= 5.5 V, V
SS
= 0 V
V
S
= 1 V/4.5 V, V
D
= 4.5 V/1 V; see Figure 25
V
S
= 1 V/4.5 V, V
D
= 4.5 V/1 V; see Figure 25
V
S
= V
D
= 1 V or 4.5 V; see Figure 26
±1
±1
±1.5
±6
±6
±10
2.0
0.8
0.001
±0.1
5
215
279
115
150
35
80
70
110
0.093
42
72
72
160
0.001
1
3.3/16
V
IN
= V
GND
or V
DD
334
169
376
180
25
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 2.5 V; see Figure 31
R
L
= 300 Ω, C
L
= 35 pF
V
S
= 2.5 V; see Figure 31
R
L
= 300 Ω, C
L
= 35 pF
V
S1
= V
S2
= 2.5 V; see Figure 32
V
S
= 0 V, R
S
= 0 Ω, C
L
= 1 nF; see Figure 33
R
L
= 50 Ω, C
L
= 5 pF, f = 100 kHz;
see Figure 27
R
L
= 50 Ω, C
L
= 5 pF, f = 100 kHz;
see Figure 28
R
L
= 110 Ω, f = 20 Hz to 20 kHz,
V
S
= 3.5 V p-p; see Figure 30
R
L
= 50 Ω, C
L
= 5 pF; see Figure 29
V
S
= 2.5 V, f = 1 MHz
V
S
= 2.5 V, f = 1 MHz
V
S
= 2.5 V, f = 1 MHz
V
DD
= 5.5 V
Digital inputs = 0 V or V
DD
Guaranteed by design, not subject to production test.
Rev. C | Page 5 of 16
Embedded System
京公网安备 11010802033920号
EEWORLD
