19-5236; Rev 2/12
FEATURES
E
3
M
M
E
256-bit Electrically Erasable Programmable
Read Only Memory (EEPROM) plus 64-bit
one-time programmable application register
Unique, factory-lasered and tested 64-bit
registration number (8-bit family code + 48-bit
serial number + 8-bit CRC tester) assures
absolute identity because no two parts are alike
Built-in multidrop controller ensures
compatibility with other MicroLAN products
EEPROM organized as one page of 32 bytes
for random access
Reduces control, address, data, and power to a
single data pin
Directly connects to a single port pin of a
microprocessor and communicates at up to
15.3kbits per second
8-bit family code specifies DS2430A
communication requirements to reader
Presence detector acknowledges when reader
first applies voltage
Low cost TO-92 or 6-pin TSOC and UCSP
surface mount package
Reads and writes over a wide voltage range of
2.8V to 5.25V from -40°C to +85°C
PIN ASSIGNMENT
TO-92
DALLAS
DS2430A
TSOC PACKAGE
1
6
2
5
4
E
W
R
1 2
D
E
D
N
ORDERING INFORMATION
PART
TEMP RANGE PIN-PACKAGE
DS2430A+
-40°C to +85°C 3 TO-92
DS2430A+T&R
-40°C to +85°C 3 TO-92 (2k pcs)
DS2430AP+
-40°C to +85°C 6 TSOC
DS2430AP+T&R
-40°C to +85°C 6 TSOC (4k pcs)
+Denotes a lead(Pb)-free/RoHS-compliant package.
T&R = Tape and reel.
FO
1 2 3
BOTTOM VIEW
NOTE:
The leads of TO-92 packages on tape and reel are formed
to approximately 100-mil (2.54mm) spacing. For details see the
Package Information.
PIN DESCRIPTION
Pin 1
Pin 2
Pin 3
Pin 4
Pin 5
Pin 6
TO-92
Ground
Data
NC
––––
––––
––––
N
3
N
O
T
R
TSOC
Ground
Data
NC
NC
NC
NC
E
C
O
1 of 19
D
TOP VIEW
3.7mm x 4.0mm x 1.5mm
S
IG
N
SIDE VIEW
S
DS2430A
256-Bit 1-Wire EEPROM
N
O
T
1-Wire is a registered trademark of Maxim Integrated Products, Inc.
R
E
C
O
Each DS2430A contains a unique ROM code that is 64 bits long. The first 8 bits are a 1-Wire family code
(14h). The next 48 bits are a unique serial number. The last 8 bits are a CRC of the first 56 bits. (Figure
3). The 1-Wire CRC is generated using a polynomial generator consisting of a shift register and XOR
gates as shown in Figure 4. The polynomial is X
8
+ X
5
+ X
4
+ 1. Additional information about the
1-Wire CRC is available in
Application Note 27.
The shift register bits are initialized to 0. Then starting
with the least significant bit of the family code, one bit at a time is shifted in. After the 8
th
bit of the
family code has been entered, then the serial number is entered. After the 48
th
bit of the serial number has
been entered, the shift register contains the CRC value. Shifting in the 8 bits of CRC should return the
shift register to all 0s.
M
M
E
N
D
E
64-BIT LASERED ROM
D
The block diagram in Figure 1 shows the relationships between the major control and memory sections of
the DS2430A. The DS2430A has four main data components: 1) 64-bit lasered ROM, 2) 256-bit
EEPROM data memory with scratchpad, 3) 64-bit one-time programmable application register with
scratchpad and 4) 8-bit status memory. The hierarchical structure of the 1-Wire protocol is shown in
Figure 2. The bus master must first provide one of the four ROM Function Commands: 1) Read ROM, 2)
Match ROM, 3) Search ROM, 4) Skip ROM. The protocol required for these ROM Function Commands
is described in Figure 8. After a ROM Function Command is successfully executed, the memory
functions become accessible and the master can provide any one of the four memory function commands.
The protocol for these memory function commands is described in Figure 6. All data is read and written
least significant bit first.
2 of 19
FO
R
N
E
W
OVERVIEW
D
The DS2430A 256-bit 1-Wire® EEPROM identifies and stores relevant information about the product to
which it is associated. This lot or product specific information can be accessed with minimal interface, for
example a single port pin of a microcontroller. The DS2430A consists of a factory-lasered registration
number that includes a unique 48-bit serial number, an 8-bit CRC, and an 8-bit Family Code (14h) plus
256 bits of user-programmable EEPROM and a 64-bit one-time programmable application register. The
power to read and write the DS2430A is derived entirely from the 1-Wire communication line. Data is
transferred serially via the 1-Wire protocol, which requires only a single data lead and a ground return.
The 48-bit serial number that is factory-lasered into each DS2430A provides a guaranteed unique identity
that allows for absolute traceability. The TO-92 and TSOC packages provide a compact enclosure that
allows standard assembly equipment to handle the device easily for attachment to printed circuit boards
or wiring. Typical applications include storage of calibration constants, board identification, and product
revision status.
DESCRIPTION
DS2430A
E
S
IG
N
S
DS2430A BLOCK DIAGRAM
Figure 1
DS2430A
N
O
T
R
E
C
O
M
M
E
N
D
E
D
3 of 19
FO
R
N
E
W
D
E
S
IG
N
S
HIERARCHICAL STRUCTURE FOR 1-WIRE PROTOCOL
Figure 2
DS2430A
64-BIT LASERED ROM
Figure 3
R
1-WIRE CRC GENERATOR
Figure 4
E
C
MSB
8-Bit CRC Code
O
M
M
E
N
D
E
LSB MSB
48-Bit Serial Number
D
FO
N
O
T
Polynomial = X
8
+ X
5
+ X
4
+ 1
4 of 19
R
N
8-Bit Family Code (14H)
LSB MSB
LSB
E
W
D
E
S
IG
N
S
This command is used to verify data previously written to the scratchpad before it is copied into the final
storage EEPROM memory. After issuing the Read Scratchpad command, the master must provide the 1-
byte starting address from where data is to be read. The DS2430A automatically increments the address
after every byte read by the master. After the data at address 1Fh has been read, the address counter wraps
around to 00h for the next byte and reading continues until the master sends a Reset Pulse.
READ SCRATCHPAD [AAh]
N
O
T
R
E
After issuing the Write Scratchpad command, the master must first provide a 1-byte address, followed by
the data to be written to the scratchpad for the data memory. The DS2430A automatically increments the
address after every byte it receives. After having received a data byte for address 1Fh, the address counter
wraps around to 00h for the next byte and writing continues until the master sends a Reset Pulse.
WRITE SCRATCHPAD [0Fh]
C
O
M
M
The Memory Function Flow Chart (Figure 6) describes the protocols necessary for accessing the different
memory sections of the DS2430A. An example is shown later in this document.
E
MEMORY FUNCTION COMMANDS
N
D
E
D
5 of 19
FO
R
N
E
W
D
E
DS2430A MEMORY MAP
Figure 5
S
IG
N
The memory of the DS2430A consists of three separate sections, called data memory, application
register, and status register (Figure 5). The data memory and the application register each have its own
intermediate storage area called scratchpad that acts as a buffer when writing to the device. The data
memory can be read and written as often as desired. The application register, however, is one-time
programmable only. Once the application register is programmed, it is automatically write protected. The
status register indicates whether the application register is already locked or whether it is still available
for storing data. As long as the application register is unprogrammed, the status register reads FFh.
Copying data from the register scratchpad to the application register clears the 2 least significant bits of
the status register, yielding an FCh the next time one reads the status register.
MEMORY
DS2430A
S
京公网安备 11010802033920号
EEWORLD
