GRM219R61E475KA73D datasheet, PDF

GRM219R61E475KA73D: DescriptionAccuracy: ±10% Capacitance: 4.7uF Rated voltage: 25V Temperature drift coefficient (dielectric material): X5R Material: X5R; CategoryPassive components capacitor; File Size13MB，296 Pages; ManufacturerMurata; Websitehttps://www.murata.com; Environmental Compliance

Download Datasheet Parametric View All

GRM219R61E475KA73D Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GRM219R61E475KA73D	-	-	View	Buy Now

Accuracy: ±10% Capacitance: 4.7uF Rated voltage: 25V Temperature drift coefficient (dielectric material): X5R Material: X5R

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Murata
package instruction	, 0805
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	14 weeks
Samacsys Description	Multilayer Ceramic Capacitors MLCC - SMD/SMT 0805 4.7uF 25volts X5R 10%
capacitance	4.7 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.85 mm
JESD-609 code	e3
length	2 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, PAPER, 7 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	25 V
size code	0805
surface mount	YES
Temperature characteristic code	X5R
Temperature Coefficient	15% ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
width	1.25 mm
Base Number Matches	1

C02E.pdf

Nov.27,2017

Chip Multilayer Ceramic Capacitors

for General

2018

【1】First look at Silicon Labs development kit: Hello everyone, let me introduce myself to you. I am a junior development engineer at Guangdong Dongguan Chuanfu Technology Co., Ltd., with a bachelor's degree. I had never been exposed to single-chip...; eew_q38Bw4 Development Kits Review Area

Newbie asks for advice on PLL: I am using a development board, the device model is Cyclone II: EP2C5Q208C8, the PLL inputs a 30M clock from an external pin, and the output three clocks are set to 30M, 120M, and 180M respectively. T...; fpgalenr FPGA/CPLD

EEWORLD University - Keysight Two-Minute Mentor Season 1: Keysight Two-Minute Mentor Season 1 : https://training.eeworld.com.cn/course/4657Explain acquisition, triggering, coupling, noise, jitter, etc. in simple terms...; 老白菜 Analog electronics

Negative power rails won't go away: [color=#a0522d]Background Negative power rails are used with major IC building blocks such as digital-to-analog converters (DACs), analog-to-digital converters (ADCs), operational amplifiers, and GaAs...; qwqwqw2088 Analogue and Mixed Signal

PIC16F877A AD Conversion: The AD conversion digital tube displays a decreasing value. Unplug the power supply and restart from 4.99 volts. The analog input is connected from the 5V regulator tube on the same board and connecte...; 小灰 Microchip MCU

Discuss FPGA interview questions: Implement a clock generator using Verilog/ VHDL . The requirements are as follows: a . Realize 2-way and 4-way frequency division b . Make the skew of the two output clocks as small as possible c . Af...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components