TL081CDT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> TL081CDT

TL081CDT: DescriptionGain bandwidth product (GBP): 4MHz Number of amplifier groups: 1 Op amp type: J-FET Power consumption of each channel: 1.4mA Slew rate (SR): 16 V/us Power supply voltage: 6V ~ 36V, ±3V ~ 18V single JFET input op amp; CategoryAnalog mixed-signal IC Amplifier circuit; File Size311KB，15 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Download user manual Parametric Compare View All

TL081CDT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	TL081CDT	-	-	View	Buy Now

TL081CDT Overview

Gain bandwidth product (GBP): 4MHz Number of amplifier groups: 1 Op amp type: J-FET Power consumption of each channel: 1.4mA Slew rate (SR): 16 V/us Power supply voltage: 6V ~ 36V, ±3V ~ 18V single JFET input op amp

TL081CDT Parametric

Parameter Name	Attribute value
Brand Name	STMicroelectronics
Maker	STMicroelectronics
Parts packaging code	SOIC
package instruction	SOP, SOP8,.25
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	10 weeks
Samacsys Description	TL081CDT, Operational Amplifier 4MHz, 8-Pin SO
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.02 µA
Maximum bias current (IIB) at 25C	0.0004 µA
Nominal Common Mode Rejection Ratio	86 dB
frequency compensation	YES
Maximum input offset current (IIO)	0.01 µA
Maximum input offset voltage	13000 µV
JESD-30 code	R-PDSO-G8
JESD-609 code	e4
length	4.9 mm
low-bias	YES
low-dissonance	NO
Humidity sensitivity level	1
Negative supply voltage upper limit	-18 V
Nominal Negative Supply Voltage (Vsup)	-15 V
Number of functions	1
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TR
Peak Reflow Temperature (Celsius)	260
power supply	+-15 V
Certification status	Not Qualified
Maximum seat height	1.75 mm
minimum slew rate	8 V/us
Nominal slew rate	16 V/us
Maximum slew rate	2.5 mA
Supply voltage upper limit	18 V
Nominal supply voltage (Vsup)	15 V
surface mount	YES
technology	BIPOLAR
Temperature level	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Nominal Uniform Gain Bandwidth	4000 kHz
Minimum voltage gain	15000
width	3.9 mm

User Manual

【User Guide】UM0065 MACROMODELS USER MANUAL FOR STANDARD LINEAR PRODUCTS

Preview

Download Datasheet

View All

TL081

General purpose JFET single operational amplifiers

Features

■

Wide common-mode (up to V

CC+

) and

differential voltage range

Low input bias and offset current

Output short-circuit protection

High input impedance JFET input stage

Internal frequency compensation

Latch-up free operation

High slew rate: 16 V/µs (typ)

SO-8

(Plastic micropackage)

Pin connections

(top view)

DIP8

(Plastic package)

Description

The TL081, TL081A and TL081B are high-speed

JFET input single operational amplifiers

incorporating well matched, high-voltage JFET

and bipolar transistors in a monolithic integrated

circuit.

The devices feature high slew rates, low input

bias and offset currents, and low offset voltage

temperature coefficient.

1 - Offset null 1

2 - Inverting input

3 - Non-inverting input

4 - V

CC-

5 - Offset null 2

6 - Output

7 - V

CC+

8 - N.C.

June 2008

Rev 3

1/15

www.st.com

TL081CDT Related Products

	TL081CDT	TL081AIYDT	TL081BIYDT
Description	Gain bandwidth product (GBP): 4MHz Number of amplifier groups: 1 Op amp type: J-FET Power consumption of each channel: 1.4mA Slew rate (SR): 16 V/us Power supply voltage: 6V ~ 36V, ±3V ~ 18V single JFET input op amp	OP-AMP, 7000uV OFFSET-MAX, 4MHz BAND WIDTH, PDSO8, ROHS COMPLIANT, MICRO, PLASTIC, SOP-8	OP-AMP, 5000uV OFFSET-MAX, 4MHz BAND WIDTH, PDSO8, ROHS COMPLIANT, MICRO, PLASTIC, SOP-8
Maker	STMicroelectronics	STMicroelectronics	STMicroelectronics
Parts packaging code	SOIC	SOIC	SOIC
package instruction	SOP, SOP8,.25	SOP, SOP8,.25	SOP, SOP8,.25
Contacts	8	8	8
Reach Compliance Code	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99
Amplifier type	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.02 µA	0.02 µA	0.02 µA
Maximum bias current (IIB) at 25C	0.0004 µA	0.0002 µA	0.0002 µA
Nominal Common Mode Rejection Ratio	86 dB	86 dB	86 dB
frequency compensation	YES	YES	YES
Maximum input offset current (IIO)	0.01 µA	0.004 µA	0.004 µA
Maximum input offset voltage	13000 µV	7000 µV	5000 µV
JESD-30 code	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8
length	4.9 mm	4.9 mm	4.9 mm
low-bias	YES	YES	YES
low-dissonance	NO	NO	NO
Negative supply voltage upper limit	-18 V	-18 V	-18 V
Nominal Negative Supply Voltage (Vsup)	-15 V	-15 V	-15 V
Number of functions	1	1	1
Number of terminals	8	8	8
Maximum operating temperature	70 °C	105 °C	105 °C
Minimum operating temperature	-	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	SOP
Encapsulate equivalent code	SOP8,.25	SOP8,.25	SOP8,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
method of packing	TR	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	NOT SPECIFIED	NOT SPECIFIED
power supply	+-15 V	+-15 V	+-15 V
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.75 mm	1.75 mm	1.75 mm
minimum slew rate	8 V/us	8 V/us	8 V/us
Nominal slew rate	16 V/us	16 V/us	16 V/us
Maximum slew rate	2.5 mA	2.5 mA	2.5 mA
Supply voltage upper limit	18 V	18 V	18 V
Nominal supply voltage (Vsup)	15 V	15 V	15 V
surface mount	YES	YES	YES
technology	BIPOLAR	BIPOLAR	BIPOLAR
Temperature level	COMMERCIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	NOT SPECIFIED	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	4000 kHz	4000 kHz	4000 kHz
Minimum voltage gain	15000	25000	25000
width	3.9 mm	3.9 mm	3.9 mm
Is it lead-free?	-	Lead free	Lead free
Is it Rohs certified?	-	conform to	conform to

Recommended Resources

Resistance ratio detector circuit

Switching regulated power supply circuit 2

Transient voltage suppressor as AC power protection circuit

DC converter output voltage setting method Positive output voltage condition circuit diagram

ALC circuit

Simple water level control circuit diagram

Qt Learning Road Chapter 47 View Selection: [p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]Selection is a common op...; 兰博 Embedded System

MSP430F5529 initialization channels and pins: 1.1 Initialized channels and pinstypedef enum{ADC_CH0 =BIT0, //P6.0ADC_CH1 =BIT1, //P6.1ADC_CH2 =BIT2, //P6.2ADC_CH3 =BIT3, //P6.3ADC_CH4 =BIT4, //P6.4ADC_CH5 =BIT5, //P6.5ADC_CH6 =BIT6, //P6.6ADC_CH7...; 火辣西米秀 Microcontroller MCU

Can the FPGA timer automatically reload the initial value?: Control register: The first bit is CONT bit, 0 is one-time timing, 1 is repeated timing periodl and periodh registers: both are timer initial value registers, which will reload the preset timing perio...; tianma123 FPGA/CPLD

Tesla solar panel with more than 7,000 18650 batteries: Fashionable appearance, acceleration of 0-100km/h in 3.2 seconds, and a range of 440km, these are the data that Tesla Model S shows to people as a pure electric vehicle. The reason why Model S can hav...; qwqwqw2088 Analogue and Mixed Signal

Announcement of Moderator Chip Coin Rewards in July 2014: [table=98%] [tr][td][align=left][font=微软雅黑][size=4]According to EEWORLD moderator rules and moderator operation manual[/size][/font][/align][align=left][url=https://bbs.eeworld.com.cn/thread-370268-1-...; EEWORLD社区 Suggestions & Announcements

Where is this error?: Error: Bus name allowed only on bus line -- pin "D[3..0]" Error: Can't elaborate top-level user hierarchy...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components