TLC27L7ID datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> TLC27L7ID

TLC27L7ID: DescriptionGain bandwidth product (GBP): 110kHz Number of amplifier groups: 2 Op amp type: General Purpose Power consumption of each channel: - Slew rate (SR): 0.05 V/us Power supply voltage: 4V ~ 16V, ±2V ~ 8V; CategoryAnalog mixed-signal IC Amplifier circuit; File Size2MB，47 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

TLC27L7ID Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	TLC27L7ID	-	-	View	Buy Now

TLC27L7ID Overview

Gain bandwidth product (GBP): 110kHz Number of amplifier groups: 2 Op amp type: General Purpose Power consumption of each channel: - Slew rate (SR): 0.05 V/us Power supply voltage: 4V ~ 16V, ±2V ~ 8V

TLC27L7ID Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	SOP, SOP8,.25
Contacts	8
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	1 week
Samacsys Description	Dual Precision Single Supply uPower Operational Amplifier
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.002 µA
Maximum bias current (IIB) at 25C	0.00006 µA
Minimum Common Mode Rejection Ratio	65 dB
Nominal Common Mode Rejection Ratio	95 dB
frequency compensation	YES
Maximum input offset current (IIO)	0.00006 µA
Maximum input offset voltage	2000 µV
JESD-30 code	R-PDSO-G8
JESD-609 code	e4
length	4.9 mm
low-bias	YES
low-dissonance	NO
micropower	YES
Humidity sensitivity level	1
Number of functions	2
Number of terminals	8
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power	NO
power supply	4/16 V
Programmable power	NO
Certification status	Not Qualified
Maximum seat height	1.75 mm
minimum slew rate	0.02 V/us
Nominal slew rate	0.04 V/us
Maximum slew rate	0.054 mA
Supply voltage upper limit	18 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	130 kHz
Minimum voltage gain	50000
broadband	NO
width	3.9 mm

Recommended Resources

Fully automatic AC voltage regulator circuit

cordless phone with wired input

8421BCD code input circuit

DZW75-48/50(50II) drive circuit

6OXT(1.0) computer motherboard circuit diagram_18

Universal power load circuit using light bulbs

Current carrying capacity of PCB traces and vias: [i=s]This post was last edited by qwqwqw2088 on 2020-9-28 08:25[/i]Introduction: The electrical connection between various devices on the FR4 copper-clad PCBA is achieved through copper foil traces an...; qwqwqw2088 PCB Design

12864: 16824's information...; wzszzxj MCU

May I ask what article the following circuit diagram comes from or whether it has been patented?: May I ask what article the following circuit diagram comes from or whether it has been patented? [img]http://www.dataweek.co.za/Articles/Dataweek%20-%20Published%20by%20Technews/dw3181b.png[/img]...; duowenti PCB Design

About 28377d dual-core simulation and CLA simulation experience: Since 28377D has two CPUs and two CLAs, simulation is more troublesome. Record the operations during simulation. When simulating CPU2, because CPU2 is started by CPU1, CPU1 needs to set CPU2 startup M...; Aguilera Microcontroller MCU

DDR3 reference clock issues: [color=#000000]Use DDR3 SDRAM Controller with UniPHY to control DDR3, and the FPGA is stratix IV EP4SGX series[/color] [color=#000]1.Memory clock frequency 520MHz 2.Set[/color][font=Calibri][color=#00...; xiaoganer FPGA/CPLD

Vivado implementation error, please help: I am working on an IP core, and when I implement it, it keeps reporting "XXX is not placed", as shown in the picture:Is this a common problem? Please give me some advice:congratulate:...; zrqldg FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components