EEWORLDEEWORLDEEWORLD

Part Number

Search

SI1026X-T1-GE3

Description
Drain-source voltage (Vdss): 60V Continuous drain current (Id) (at 25°C): 305mA Gate-source threshold voltage: 2.5V @ 250uA Drain-source on-resistance: 1.4Ω @ 500mA, 10V Maximum power dissipation ( Ta=25°C): 250mW Type: Dual N-channel
CategoryDiscrete semiconductor    The transistor   
File Size147KB,7 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

SI1026X-T1-GE3 Online Shopping

Suppliers Part Number Price MOQ In stock  
SI1026X-T1-GE3 - - View Buy Now

SI1026X-T1-GE3 Overview

Drain-source voltage (Vdss): 60V Continuous drain current (Id) (at 25°C): 305mA Gate-source threshold voltage: 2.5V @ 250uA Drain-source on-resistance: 1.4Ω @ 500mA, 10V Maximum power dissipation ( Ta=25°C): 250mW Type: Dual N-channel

SI1026X-T1-GE3 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Parts packaging codeSC-89
package instructionSMALL OUTLINE, R-PDSO-F6
Contacts6
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresLOW THRESHOLD
ConfigurationSEPARATE, 2 ELEMENTS WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage60 V
Maximum drain current (Abs) (ID)0.305 A
Maximum drain current (ID)0.305 A
Maximum drain-source on-resistance1.4 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
JESD-30 codeR-PDSO-F6
JESD-609 codee3
Humidity sensitivity level1
Number of components2
Number of terminals6
Operating modeENHANCEMENT MODE
Maximum operating temperature150 °C
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Polarity/channel typeN-CHANNEL
Maximum power dissipation(Abs)0.28 W
Certification statusNot Qualified
surface mountYES
Terminal surfaceMatte Tin (Sn)
Terminal formFLAT
Terminal locationDUAL
Maximum time at peak reflow temperature40
transistor applicationsSWITCHING
Transistor component materialsSILICON
Base Number Matches1
Si1026X
Vishay Siliconix
N-Channel 60 V (D-S) MOSFET
PRODUCT SUMMARY
V
DS(min)
(V)
60
R
DS(on)
()
1.40 at V
GS
= 10 V
V
GS(th)
(V)
1 to 2.5
I
D
(mA)
500
FEATURES
Halogen-free According to IEC 61249-2-21
Definition
• Low On-Resistance: 1.40
• Low Threshold: 2 V (typ.)
• Low Input Capacitance: 30 pF
• Fast Switching Speed: 15 ns (typ.)
• Low Input and Output Leakage
• ESD Protected: 2000 V
• Miniature Package
• Compliant to RoHS Directive 2002/95/EC
SC-89
S
1
1
6
D
1
BENEFITS
Low Offset Voltage
Low-Voltage Operation
High-Speed Circuits
Low Error Voltage
Small Board Area
G
1
2
5
G
2
Marking Code: E
D
2
3
4
S
2
APPLICATIONS
• Drivers: Relays, Solenoids, Lamps, Hammers, Displays,
Memories, Transistors, etc.
• Battery Operated Systems
• Solid-State Relays
Top
View
Ordering Information:
Si1026X-T1-GE3 (Lead (Pb)-free and Halogen-free)
ABSOLUTE MAXIMUM RATINGS
(T
A
= 25 °C, unless otherwise noted)
Parameter
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current (T
J
= 150 °C)
a
Pulsed Drain Current
b
Continuous Source Current (Diode Conduction)
a
Maximum Power Dissipation
a
Operating Junction and Storage Temperature Range
Gate-Source ESD Rating (HBM, Method 3015)
Notes:
a. Surface mounted on FR4 board.
b. Pulse width limited by maximum junction temperature.
T
A
= 25 °C
T
A
= 85 °C
T
A
= 25 °C
T
A
= 85 °C
Symbol
V
DS
V
GS
I
D
I
DM
I
S
P
D
T
J
, T
stg
ESD
450
280
145
- 55 to 150
2000
320
230
- 650
380
250
130
mW
°C
V
5s
60
± 20
305
220
mA
Steady State
Unit
V
Document Number: 71434
S10-2432-Rev. D, 25-Oct-10
www.vishay.com
1
Atmel SAM D21 Xplained Pro (01) System installation is not smooth
This is my first time using Atmel Studio. I downloaded this version from the official website and installed it:After the installation is complete, I can successfully execute the program:But after plug...
slotg MCU
Please recommend a unipolar AD conversion chip with few pins
I recently used STM32F767 in a project. The internal AD is 12 bits, which does not meet the requirements. I looked for ADS1274, which has 64 pins, but it has too many pins. I also looked for other AD ...
chenbingjy stm32/stm8
IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA
[font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...
aimyself FPGA/CPLD
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2852  2707  2926  798  2751  58  55  59  17  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号