IDT71V3577SA80BGG8 datasheet, PDF

Datasheet> All Categories > storage> IDT71V3577SA80BGG8

IDT71V3577SA80BGG8: DescriptionCache SRAM, 128KX36, 8ns, CMOS, PBGA119, GREEN, BGA-119; Categorystorage; File Size631KB，22 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT71V3577SA80BGG8 Overview

Cache SRAM, 128KX36, 8ns, CMOS, PBGA119, GREEN, BGA-119

IDT71V3577SA80BGG8 Parametric

Parameter Name	Attribute value
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	BGA,
Contacts	119
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
Is Samacsys	N
Maximum access time	8 ns
Other features	FLOW-THROUGH ARCHITECTURE
JESD-30 code	R-PBGA-B119
JESD-609 code	e1
length	22 mm
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	36
Number of functions	1
Number of terminals	119
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX36
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	2.36 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

128K X 36, 256K X 18

3.3V Synchronous SRAMs

3.3V I/O, Flow-Through Outputs

Burst Counter, Single Cycle Deselect

Features

◆

IDT71V3577S

IDT71V3579S

IDT71V3577SA

IDT71V3579SA

Description

The IDT71V3577/79 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V3577/79 SRAMs contain write, data,

address and control registers. There are no registers in the data output

path (flow-through architecture). Internal logic allows the SRAM to gen-

erate a self-timed write based upon a decision which can be left until the

end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V3577/79 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V3577/79 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

◆

128K x 36, 256K x 18 memory configurations

Supports fast access times:

Commercial:

– 7.5ns up to 117MHz clock frequency

Commercial and Industrial:

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V3579.

FEBRUARY

2009

DSC-5280/08

5280 tbl 01

Recommended Resources

HFC5221B "No Smoking, No Fireworks" Language IC

Green Island Feng brand variable speed ventilation fan circuit diagram

Triac trigger circuit for flashlights

Automobile fuel tank level measurement circuit

Several wireless microphone circuits

HD-03C application circuit

How to obtain a package in an existing PCB diagram: As the title says, if you now have a PCB diagram of a schematic, and you want to obtain the package of one or several devices in it, that is, save the package of the desired device into your own packa...; shaorc PCB Design

msp430 library serial keyboard: The key is one of the most commonly used input devices in the microcontroller system; almost as long as interactive input is required, a keyboard is necessary. This blog implements a general keyboard ...; 灞波儿奔 Microcontroller MCU

iPhone 5 BOM cost comparison: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] [backcolor=white][size=4][color=#000000] The 2012 Apple iPhone 5, a new smartphone, was officially unveiled on September 12, US ...; wstt Mobile and portable

Regarding the working time of MCLK and ××CLK: Have you ever encountered a situation where when the program is executed at full speed, there is no signal from MCLK, but only ××CLK has a signal, or there is no signal from ××clk and mclk? Of course,...; 363332646 Microcontroller MCU

[KW41Z Design Contest] Analyze the BLE project structure based on MCUXpresso project: The competition schedule is more than halfway through, and the progress seems to be stretched to the neck. Thanks to Brother Lemon for calling to wake me up. I feel that if I don't post anymore, I sho...; shinykongcn NXP MCU

FLY-BY topology, how is the impedance discontinuous?: Compared with the T topology, fly-by is more advantageous in transmitting higher-speed signals. Of course, fly-by is not perfect. It also has many defects. For example, when using fly-by, there is a d...; edadoc PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components