531KC812M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531KC812M000DGR

531KC812M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 812MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531KC812M000DGR Overview

CMOS/TTL Output Clock Oscillator, 812MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KC812M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	812 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Fully automatic AC voltage stabilizer principle circuit diagram

Sound and light controlled timing power-saving switch circuit

FM demodulator circuit diagram

Triangle, Yuanling, gold CFXB type single lamp rice cooker circuit diagram

Positive wave circuit using 400Hz light emitting diode and operational amplifier

SKiiPPACK unit circuit

XILINX CPLD Help: Dear experts, experts, and top experts: I am a novice using XILINX's XC95288 and have a question for help: After I readback from an XC95288 and save it as a .jed file, and then burn it into another ch...; sunjia_wang FPGA/CPLD

LIUNX system transplantation: LIUNX system transplant is very good...; kangliping2008 Embedded System

The independent watchdog of STM32 seems to be useless: My product now uses an independent watchdog, and I have tested that it works normally (feeding the watchdog in the main program, and it can be reset if it times out, which can prevent an infinite loop...; lianxiangke stm32/stm8

Unboxing and disassembling of gifts from small forum activities~: The foreground is a previous activity post by Eric_wang. This USB flash drive comes from that activity. UnboxingIntegrated head~~~Because I can’t download iPhone apps and it’s only 8G... After some th...; dragongtr Making friends through disassembly

How to solve the problem that a pin of the HuaDa MCU always outputs a high-level pulse after power-on reset/hardware reset?: Checking the manual of HuaDa MCU, the GPIO pins should be in the mode of "input, output registers are uncertain" after power-on or hardware reset.The following two registers in the manual clearly stat...; 白虎姐 Domestic Chip Exchange

How to implement USB virtual serial port in wince5.0?: To realize the wireless Internet access function of wince5.0, I use ZTE's AT2736 wireless network card, which is China Telecom's CDMA2000. The interface is USB. The current idea is to virtualize the U...; ggch Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components