EEWORLDEEWORLDEEWORLD

Part Number

Search

531QA1329M00DG

Description
CMOS/TTL Output Clock Oscillator, 1329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531QA1329M00DG Overview

CMOS/TTL Output Clock Oscillator, 1329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QA1329M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1329 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Is there any V-rep expert?
I'm a newbie in V-rep. My lab instructor asked me to learn this. How do I use it? There are very few relevant resources online. I wonder if there are any great people who have teaching resources. Plea...
lllxxq141592654 Electronics Design Contest
After a task deletes itself in ucos, other tasks stop running. What's going on?
#include includes.h #define TASK_STK_SIZE 128 //Define the size of the task stack OS_STK TaskOneStack[TASK_STK_SIZE]; //Create a stack for task TaskOne OS_STK TaskTwoStack[TASK_STK_SIZE]; //Create a s...
diedmen Real-time operating system RTOS
LPC2418 schematic diagram, absolutely useful!
LPC2418 schematic diagram, absolutely useful! For your reference...
liulong2007 Embedded System
I wonder how many friends in the forum are using NIOSS2?
I saw that not many friends in the group posted information about NIOSS2, so I'll post some information about NIOSS. I've just started learning this, and I hope to communicate with you more!...
wenhuawu FPGA/CPLD
Job Opportunities in Shanghai
Requirements: 2 years of experience in driver development (USB driver development experience is preferred), strong communication skills, good teamwork awareness. Salary: 8-10k. Location: Xujiahui. Typ...
jinqc Embedded System
There is a problem when using timer TIMER1 for delay in PIC microcontroller. The loop enters an infinite loop. Please help me find out what the problem is?
Here are some of the relevant programs: void interrupt ISR(void) //Configuration is OK, omitted for conveniencevoid TIMER1_INITIAL (void){//Need to re-assign the initial value in the interruptT1CON = ...
wqm2014 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 273  2081  2298  1421  492  6  42  47  29  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号