531AA943M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531AA943M000BG

531AA943M000BG: DescriptionLVPECL Output Clock Oscillator, 943MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA943M000BG Overview

LVPECL Output Clock Oscillator, 943MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA943M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	943 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Schematic diagram of receiving control principle

Equivalent circuit of parallel transistor oscillation circuit

KPY series silicon piezoresistive absolute pressure sensor circuit 02

Dual system monitoring circuit diagram

Monostable delay circuit composed of a single operational amplifier

Two output 2kHz audio oscillation circuit

A compilation warning prompt problem: I would like to ask you, when I am practicing the 8962 CAN module, as long as the CAN0_BASE parameter appears in the function, such as calling the CANEnable(CAN0_BASE) function, the following warning ...; ZHANGXUEJIE Microcontroller MCU

Experiment 4. Single chip microcomputer sound experiment: 1. Schematic diagram We know that a speaker or buzzer will make a sound when a fluctuating current is added to its two ends. To generate sound, the hardware circuit of a single-chip microcomputer is r...; rain MCU

Microsoft: All Windows RT tablets will come with free Office software: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...; wstt Mobile and portable

Can't hang up the call using linedrop under TAPI? The function returns correct ~100 points, waiting for experts~~~: I'm using TAPI to make a modem caller ID program, and now I'm running into a problem: I can't hang up an incoming call using linedrop, but I can hang up a call I made. LONG CTapiLine::HangupCall( void...; tddwp Embedded System

Problems with spidev application built into Linux: Hello everyone, is there anyone who knows more about spidev built into linux? Linux has a built-in spidev driver that can be used directly. In the kernel source code, there is an application test file...; wn1986825 Linux and Android

Newbie, urgent help, what do the last two sentences of PIC double-byte division mean?: [b] This program implements double-byte unsigned number division. ; Input parameters: dividend is in SOUH:SOU, divisor is in RLTH:RLT. ; Output parameters: quotient is in SOUH:SOU, remainder is in RLT...; rsszd Microchip MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components