531PB12M0000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531PB12M0000DGR

531PB12M0000DGR: DescriptionCMOS Output Clock Oscillator, 12MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531PB12M0000DGR Overview

CMOS Output Clock Oscillator, 12MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531PB12M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	12 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Two belt conveyor control circuit

Punch photoelectric control safety device circuit four

Precision series regulated power supply circuit diagram

C523 double column vertical lathe control circuit 02

Sensor isolation amplifier circuit

Output long-distance transmission platinum resistance temperature transmitter

[Help] How to get the CPU usage of a process on Wince platform? ? ?: How to get the CPU usage of a process on Wince platform? ? ?...; zhgyjy8 Embedded System

ARM Linux transplantation, please give me some advice: I bought an s3c2410 core board from Youlong Company for a project, but I need to transplant Linux into it, and need to transplant the bootloader, kernel, and file system. However, I have consulted a l...; yuanwei703 Linux and Android

【LPC54100】Dual-core collaborative work NO.3 driving niche TFT and Bug reappearance: [i=s]This post was last edited by ljj3166 on 2015-5-14 18:02[/i] I have been quite busy recently and have not updated for a long time. I am a bit free on the weekend, so I am going to update. Many fri...; ljj3166 NXP MCU

C2000 LaunchPad uses official routines to compile and debug: ...; 灞波儿奔 Microcontroller MCU

【XMC4800 Relax EtherCAT Kit Review】01- Unboxing Photos---Kangaroo Brother: [i=s]This post was last edited by longmotto on 2018-12-28 22:13[/i] I am honored to participate in the XMC4800 Relax EtherCAT Kit review. Thanks to EEworld and Infineon for organizing this event. Toda...; longmotto Industrial Control Electronics

Determination of clock signal in asynchronous reset module in Verilog: In Verilog programming, in asynchronous reset programs, both reset signals and clock signals use edges as sensitive signals. always @(posedge clk,posedge rst_p) beginif rst_p='1' thencount = 4'd0;else...; 挂在天边的鱼 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components