530FB809M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530FB809M000DG

530FB809M000DG: DescriptionLVDS Output Clock Oscillator, 809MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB809M000DG Overview

LVDS Output Clock Oscillator, 809MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB809M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	809 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Internal functional block diagram and external circuit of Hisense KFR-25GW-06BP inverter air conditioner indoor unit microprocessor

Series inductor high frequency compensation circuit

Low distortion Wien bridge sine wave oscillator circuit

Simple natural wind simulation circuit

±15V tracking regulated power supply part 6

DZW75-48/50(50II) power factor compensation

PIC16F648A In-Circuit Emulation Problem: The microcontroller PIC16F648A online debugging emulator is PICKIT3 Target Device ID (00001100) does not match expected Device ID (00001120). Can you please tell me what is the reason? ??? ??? ??? ???...; piao105 Microchip MCU

[ZT] Dell founder returns to clean up the mess: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:01[/i]Sina Technology News, Beijing time, February 1, according to foreign media reports, Dell suddenly announced on Wednesday that Mic...; dewe Mobile and portable

Take away the remaining things you don't want to take.: LPC1227 official board: super low price [url=http://item.taobao.com/item.htm?spm=686.1000925.1000774.6.A7K892&id=21699044901]http://item.taobao.com/item.htm?spm=686.1000925.1000774.6.A7K892&id=2169904...; shilaike Buy&Sell

MSP430F5438 study notes initialization XT1: // Clock default// FLL clock FLL selects XT1// Auxiliary clock ACLK selects XT1 32768Hz// Main system clock MCLK selects DCOCLKDIV 1048576Hz// Subsystem clock SMCLK selects DCOCLKDIV 1048576Hz#include...; 火辣西米秀 Microcontroller MCU

setwindowtext problem: void CTestDlg::OnTimer(UINT nIDEvent) { if(1 == nIDEvent) { static int i = 0; CString szTitle; szTitle.Format("title%d",i); i++; SetWindowText(szTitle); } CDialog::OnTimer(nIDEvent); } In Dialog, I wa...; tianzongwu Embedded System

There is an embedded Linux development experience class during the May Day holiday (free for one day): "Embedded Linux Free Experience Class" (1 day) What to do on the May 1 holiday this year? Participate in the Embedded Linux Free Experience Event! ————————Limited places, limited to 12 people, first c...; slamdunk Linux and Android

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components