D38999/21N-G-25PN datasheet, PDF

Datasheet> All Categories > The connector> D38999/21N-G-25PN

D38999/21N-G-25PN: Description25 CONTACT(S), STEEL, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE; CategoryThe connector; File Size62KB，1 Pages; ManufacturerHiRel Connectors Inc; Websitehttps://hirelco.net

Download Datasheet Parametric View All

D38999/21N-G-25PN Overview

25 CONTACT(S), STEEL, MALE, MIL SERIES CONNECTOR, SOLDER, RECEPTACLE

D38999/21N-G-25PN Parametric

Parameter Name	Attribute value
Maker	HiRel Connectors Inc
Reach Compliance Code	unknown
Is Samacsys	N
Other features	STANDARD: MIL-DTL-38999
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Coupling type	THREADED
DIN compliance	NO
empty shell	NO
Environmental characteristics	CORROSION RESISTANT; FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	PANEL
Options	HERMETIC
Shell surface	NICKEL PLATED
Shell material	STEEL
Housing size	G
Termination type	SOLDER
Total number of contacts	25
Base Number Matches	1

Preview

Download Datasheet

View All

D38999/21

Square Flange Mount Hermetic Receptacle

MIL-DTL-38999

Series III – Threaded Coupling

2 PL

.150±.025 [3.81±0.64]

(FOR STYLE C ONLY)

.842 [21.4] MAX

CHAMFERED OR

ROUNDED 4 PL

.102/.075 [2.6/1.9]

2 PL

4 PL

BB Thd

.519 [13.2] MAX

(FULLY MATED INDICATOR BAND - RED)

.381 [9.7] MAX (STYLES P AND X)

.405 [10.3] MAX (STYLES S AND Z)

SHELL SHELL

SIZE

CLASS 2A

SIZE CODE

0.1P-0.3L-TS

.6250

.7500

.8750

1.0000

1.1875

1.2500

1.3750

1.5000

1.6250

BB Thd

±.008

[±0.20]

±.008

[±0.20]

<1>

.719 [18.26]

.812 [20.62]

.906 [23.01]

.969 [24.61]

<2>

.594 [15.09]

.719 [18.26]

.812 [20.62]

.906 [23.01]

.969 [24.61]

±.012

[±0.3]

.938 [23.8]

1.031 [26.2]

1.125 [28.6]

1.219 [31.0]

1.312 [33.3]

1.438 [36.5]

1.562 [39.7]

1.688 [42.9]

1.812 [46.0]

.128 [3.25] .216 [5.49]

.128 [3.25] .194 [4.93]

.128 [3.25] .194 [4.93] 1.062 [26.97]

.128 [3.25] .194 [4.93] 1.156 [29.36] 1.062 [26.97]

.128 [3.25] .194 [4.93] 1.250 [31.75] 1.156 [29.36]

.154 [3.91] .242 [6.15] 1.375 [34.93] 1.250 [31.75]

.154 [3.91] .242 [6.15] 1.500 [38.10] 1.375 [34.93]

<1> = FRONT OR REAR PANEL MOUNTING

<2> = REAR PANEL MOUNTING ONLY

DIMENSIONS ARE IN INCHES [MILLIMETERS]

United States

– 760 W. Wharton Drive, Claremont CA. 91711

▪

Ph: 909-626-1820

▪

FAX: 909-399-0626

▪

Web:

www.HIRELCO.com

Europe

– 5 Rue Des Longues Raies, Z.I. Des Garennes, 78440; Gargenville, France

▪

Ph: 33(0) 1-309-38999 or U.K. 44(0)1-980-843887

▪

FAX 33(0) 1-309-38913

▪

Web:

www.HIRELCO.com

C-14

Recommended Resources

Speech recognition system circuit design for home monitoring robot application

gas igniter circuit

Active filter circuit with fast response

Horizontal inclinometer circuit

Control circuit for LED display in counter

chime generator circuit

About the problem of direct operation of NandFlash by application program: Due to project requirements, it is necessary to provide the application with an interface for directly operating NandFlash. I found some articles on direct Flash operation on the Internet and tried it...; lemonnofeeling Embedded System

Complete 4 mA to 20 mA HART solution with additional voltage output capability: Circuit Note: Complete 4 mA to 20 mA HART Solution with Additional Voltage Output Capability...; 雨中 ADI Reference Circuit

DMA misalignment problem: Does anyone have any good solution?When using DMA to transfer PWM input, it is always misaligned.I don't need to talk about timer and DMA reinitialization....; qiyuan775 stm32/stm8

Can the divided signal of the main clock clk be used as the detected clock in always? Below is the problem I encountered: module music(clk,ret,fm,fm1,fm2);input clk;input ret;output fm,fm1,fm2;reg clk1;reg clk2;reg h,fm;reg [9:0] cnt;reg [5: 0] cnt1;reg [2:0] cnt2;reg [2:0] cnt3;reg [5:0] div;parameter a=6'd50,b=6'd40,c=...; leomeng FPGA/CPLD

I am a beginner in VHDL for my graduation project, and I have a question to ask: The declaration syntax for an object is: :[][][:=] What do subtype declaration and signal type specifically mean? Can you give some specific examples?...; javasy Embedded System

(Paid help) How to reduce the system startup time in DM3730?: The system startup time is about 10s now, I want to optimize it to less than 1s, can anyone help me? Paid help...; qiuye_1234 Linux and Android

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components