EEWORLDEEWORLDEEWORLD

Part Number

Search

54FCT273ATDB

Description
CDIP-20, Tube
Categorylogic   
File Size76KB,7 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

54FCT273ATDB Overview

CDIP-20, Tube

54FCT273ATDB Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeCDIP
package instructionCERAMIC, DIP-20
Contacts20
Manufacturer packaging codeCD20
Reach Compliance Codenot_compliant
Is SamacsysN
seriesFCT
JESD-30 codeR-CDIP-T20
JESD-609 codee0
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Maximum Frequency@Nom-Sup83300000 Hz
MaximumI(ol)0.032 A
Humidity sensitivity level1
Number of digits1
Number of functions8
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)240
power supply5 V
Prop。Delay @ Nom-Sup8.3 ns
Certification statusNot Qualified
Filter level38535Q/M;38534H;883B
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
Base Number Matches1
IDT54/74FCT273T/AT/CT
FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
FAST CMOS
OCTAL D FLIP-FLOP
WITH MASTER RESET
FEATURES:
IDT54/74FCT273T/AT/CT
DESCRIPTION:
Std., A, and C grades
Low input and output leakage
1µA (max.)
CMOS power levels
True TTL input and output compatibility:
– V
OH
= 3.3V (typ.)
– V
OL
= 0.3V (typ.)
High Drive outputs (-15mA I
OH
, 48mA I
OL
)
Meets or exceeds JEDEC standard 18 specifications
Military product compliant to MIL-STD-883, Class B and DESC
listed (dual marked)
Power off disable outputs permit "live insertion"
Available in the following packages:
– Industrial: SOIC, SSOP, QSOP
– Military: CERDIP, LCC
The FCT273T is an octal D flip-flop built using an advanced dual metal
CMOS technology. The FCT273T has eight edge-triggered D-type flip-
flops with individual D inputs and O outputs. The common buffered Clock
(CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops
simultaneously.
The register is fully edge-triggered. The state of each D input, one set-
up time before the low-to-high clock transition, is transferred to the corre-
sponding flip-flop’s O output.
All outputs will be forced low independently of Clock or Data inputs by
a low voltage level on the
MR
input. The device is useful for applications
where the true output only is required and the Clock and Master Reset are
common to all storage elements.
FUNCTIONAL BLOCK DIAGRAM
D
0
CP
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
CP
R
D
MR
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
JUNE 2002
DSC-2568/2
© 2002 Integrated Device Technology, Inc.
About DSP fixed-point and floating-point operations
This afternoon's class just happened to talk about DSP fixed-point and floating-point operations. The teacher said: The number of bits of fixed-point operations has reached 32-bit precision, and float...
zqzq501311 DSP and ARM Processors
Thanks to EEworld for the Children's Day gift!
I received the gift for the Children's Day event. Thanks to EEworld! It's a sweet and beautiful gift. I'll take good care of it~...
UUC Talking
A question, written in vhdl
Write the corresponding vhdl description, please help me......
小龚 FPGA/CPLD
[SC8905 EVM Evaluation] Stress test of +5V power output
[i=s]This post was last edited by yangjiaxu on 2020-10-18 19:12[/i]I have been very busy recently, but I would like to thank the administrator for recommending Mr. Qiu. We had a pleasant chat. After I...
yangjiaxu Domestic Chip Exchange
L324 Comparison Voltage
[i=s] This post was last edited by paulhyde on 2014-9-15 09:15 [/i] For reference, I am relatively poor, so I am here to sell some things...
木杉 Electronics Design Contest
Ask about UCOS task scheduling
Through the experiment, I have some questions about the task scheduling of ucos. I would like to ask you for advice! The problem is as follows: Two tasks are created: OSTaskCreate( taskLED1, (void *)0...
kuandeng Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1713  286  2611  2280  2267  35  6  53  46  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号