BU-61864F3-560Z datasheet, PDF

Datasheet> All Categories > Microcontrollers and processors> BU-61864F3-560Z

BU-61864F3-560Z: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 X 1 INCH, 0.155 INCH HEIGHT, CERAMIC, FP-72; CategoryMicrocontrollers and processors; File Size701KB，60 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-61864F3-560Z Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 X 1 INCH, 0.155 INCH HEIGHT, CERAMIC, FP-72

BU-61864F3-560Z Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	QFF,
Contacts	72
Reach Compliance Code	compliant
Is Samacsys	N
Address bus width	16
boundary scan	NO
maximum clock frequency	20 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B; MIL-STD-1760; MCAIR; STANAG-3838
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	S-CQFP-F72
JESD-609 code	e0
length	25.4 mm
low power mode	NO
Number of serial I/Os	2
Number of terminals	72
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	3.94 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	25.4 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches	1

Preview

Download Datasheet

View All

BU-6174X/6184X/6186X

Make sure the next

Card you purchase

has...

ENHANCED MINIATURE ADVANCED

COMMUNICATIONS ENGINE

FEATURES

•

Fully Integrated 1553A/B Notice 2,

McAir, STANAG 3838 Interface Terminal

•

Compatible with Mini-ACE (Plus)

and ACE Generations

•

Choice of :

RT or BC/RT/MT In Same Footprint

- RT or BC/RT/MT with 4K RAM

- BC/RT/MT with 64K RAM, and RAM

parity

•

Choice of 5V or 3.3V Logic

•

5V Transceiver with 1760 and McAir

Compatible Options

•

Comprehensive Built-In Self-Test

DESCRIPTION

The Enhanced Miniature Advanced Communications Engine

(Enhanced Mini-ACE) family of MIL-STD-1553 terminals provide com-

plete interfaces between a host processor and a 1553 bus, and integrate

dual transceiver, protocol logic, and 4K words or 64K words of RAM.

These terminals are nearly 100% footprint and software compatible

with the previous generation Mini-ACE (Plus) terminals, and are soft-

ware compatible with the older ACE series.

They are powered by a choice of 5V or 3.3V logic. Multiprotocol sup-

port of MIL-STD-1553A/B and STANAG 3838, including versions

incorporating McAir compatible transmitters, is provided. There is a

choice of 10, 12, 16, or 20 MHz clocks. The BC/RT/MT versions with

64K words of RAM include built-in RAM parity checking.

BC features include a built-in message sequence control engine, with

a set of 20 instructions. This provides an autonomous means of

implementing multi-frame message scheduling, message retry

schemes, data double buffering, asynchronous message insertion,

and reporting to the host CPU. The Enhanced Mini-ACE incorporates

a fully autonomous built-in self-test, which provides comprehensive

testing of the internal protocol logic and/or RAM.

The RT offers the same choices of subaddress buffering as the ACE

and Mini-ACE (Plus), along with a global circular buffering option,

50% rollover interrupt for circular buffers, an interrupt status queue,

and an "Auto-boot" option to support MIL-STD-1760.

These terminals provide the same flexibility in host interface configu-

rations as the ACE/Mini-ACE, along with a reduction in the host

processor's worst case holdoff time.

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

•

Flexible Processor/Memory Interface,

with Reduced Host Wait Time

•

Choice of 10, 12, 16, or 20 MHz Clock

•

Highly Autonomous BC with

Built-In Message Sequence Control:

- Frame Scheduling

- Branching

- Asynchronous Message Insertion

- General Purpose Queue

- User-defined Interrupts

•

Advanced RT Functions

- Global Circular Buffering

- Interrupt Status Queue

- 50% Circular Buffer Rollover

Interrupts

•

Selective Message Monitor

- Selection by Address, T/R Bit,

Subaddress

- Command and Data Stacks

- 50% and 100% Stack Rollover

Interrupts

FOR MORE INFORMATION CONTACT:

Technical Support:

1-800-DDC-5757 ext. 7234

2000 Data Device Corporation

Recommended Resources

Pulse signal generating circuit b

Third and fourth order band pass filter circuit

Application of integrated circuit TDA2822

Grating circuit diagram of threshold switch

555+5V voltage conversion to earth 15V voltage source circuit

555 intermittent ozone generator circuit

msp430g2553 I2C cannot read data: /* * Function name: I2C_Read(uchar address) * Function: Read the value of the corresponding register * Input parameter: uchar address-->the address of the corresponding register * Output parameter: Th...; bennik Microcontroller MCU

Relationship between the reverse recovery time of the rectifier diode and the turn-off spike (see the explanation of the expert): The relationship between the reverse recovery time of the rectifier diode and the turn-off spike.In a general bridge rectifier circuit, the voltage waveform after rectification is a square wave, and t...; 安_然 Analog electronics

Does anyone have the Chinese information of F427?: Since my foreign language is very poor and I don't want to learn it anymore, I can't read foreign language materials. If any hero has it, can I provide it for you?...; xiaohei7 Microcontroller MCU

CC2430: FFD to RFD communication?: I have a question. In a tree or mesh network, can two adjacent FFD routers receive data from multiple RFDs at the same time? Normally, an RFD can only communicate with its parent node. Does this requi...; 1021256354 RF/Wirelessly

[TI's first low-power design competition] + DIY system functional block diagram: [TI's First Low Power Design Competition] + DIY System Functional Block DiagramModify the picture based on your own ideas and extract some resource pictures! Hardware Function Resources 1. Infrared Tr...; 蓝雨夜 Microcontroller MCU

[EE Group] Super low price proximity sensor development kit group purchase successful!: Only 50 sets, first come first served!!!Tour start time:March 2714:00 Group link: https://www.eeworld.com.cn/eetuan/2012-EDOM/index.htmlEligibility· 1 : Download the following “ Design Reference ” doc...; EEWORLD社区 Sensor

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components