EEWORLDEEWORLDEEWORLD

Part Number

Search

PLSI1016E100LT44

Description
High-Density Programmable Logic
File Size146KB,15 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet View All

PLSI1016E100LT44 Overview

High-Density Programmable Logic

ispLSI and pLSI 1016E
®
®
High-Density Programmable Logic
Features
• HIGH-DENSITY PROGRAMMABLE LOGIC
— 2000 PLD Gates
— 32 I/O Pins, Four Dedicated Inputs
— 96 Registers
— High-Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
• HIGH-PERFORMANCE E
2
CMOS
®
TECHNOLOGY
f
max
= 125 MHz Maximum Operating Frequency
t
pd
= 7.5 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• ispLSI OFFERS THE FOLLOWING ADDED FEATURES
— In-System Programmable™ (ISP™) 5-Volt Only
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Device for Faster Prototyping
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to
Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• pLSI/ispLSI DEVELOPMENT TOOLS
pDS
®
Software
— Easy to Use PC Windows™ Interface
— Boolean Logic Compiler
— Manual Partitioning
— Automatic Place and Route
— Static Timing Table
ispDS+™ Software
— Industry Standard, Third-Party Design
Environments
— Schematic Capture, State Machine, HDL
— Automatic Partitioning and Place and Route
— Comprehensive Logic and Timing Simulation
— PC and Workstation Platforms
Functional Block Diagram
A0
B7
B5
GLB
Output Routing Pool
A2
A3
A4
A5
A6
A7
Logic
Array
D Q
D Q
B4
B3
B2
B1
D Q
Global Routing Pool (GRP)
B0
CLK
Description
The ispLSI and pLSI 1016E are High-Density
Programmable Logic Devices containing 96 Registers,
32 Universal I/O pins, four Dedicated Input pins, three
Dedicated Clock Input pins, one Global OE input pin and
a Global Routing Pool (GRP). The GRP provides complete
interconnectivity between all of these elements. The
ispLSI 1016E features 5-Volt in-system programming
and in-system diagnostic capabilities. The ispLSI 1016E
offers non-volatile “on-the-fly” reprogrammability of the
logic, as well as the interconnect to provide truly
reconfigurable systems. It is architecturally and
parametrically compatible to the pLSI 1016E device, but
multiplexes four input pins to control in-system
programming. A functional superset of the ispLSI and
pLSI 1016 architecture, the ispLSI and pLSI 1016E
devices add a new global output enable pin.
The basic unit of logic on the ispLSI and pLSI 1016E
devices is the Generic Logic Block (GLB). The GLBs are
labeled A0, A1...B7 (see figure 1). There are a total of 16
GLBs in the ispLSI and pLSI 1016E devices. Each GLB
has 18 inputs, a programmable AND/OR/Exclusive OR
array, and four outputs which can be configured to be
either combinatorial or registered. Inputs to the GLB
come from the GRP and dedicated inputs. All of the GLB
outputs are brought back into the GRP so that they can
be connected to the inputs of any other GLB on the
device.
Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 681-0118; 1-800-LATTICE; FAX (503) 681-3037; http://www.latticesemi.com
February 1997
1996 ISP Encyclopedia
1016E_04
Output Routing Pool
0139C1-isp
A1
D Q
B6
Understand the principle of Schmitt trigger
[size=4] In theory, theory and reality should be consistent. But in reality, there is still a long way to go between theory and reality... Every day we design circuits in theory and move them to reali...
qwqwqw2088 Analogue and Mixed Signal
EMC Complete Pre-Compliance Test Solution
1. About product EMC pre-test50 % of projects fail the first EMC test . If you are developing a product, you have to invest money, time, and sometimes emotion to get the product to market. And in the ...
安泰测试设备 Analog electronics
Embedded Java
I have learned Java SE and have some basic knowledge of Java ME. Now I want to learn embedded development. Can experts give me some advice on how to learn it? I hope to connect with Java....
wdzywl Embedded System
2015 TI Power Design Seminar
[i=s]This post was last edited by qwqwqw2088 on 2015-5-28 08:20[/i] [color=#222222]2015 TI Power Supply Design Seminar[/color] [url=http://focus.ti.com/asia/general/1505-PSDS-reg-cn.htm][/url]...
qwqwqw2088 Analogue and Mixed Signal
Three papers on analog design
1. Overview of new analog devices and their applications for audio and video applications 2. User experience is the trend, and high-performance analog technology is in vogue 3. Choosing the best buffe...
linda_xia Analog electronics
[Classic Show] Washing Machine Circuit of Household Appliances
[i=s]This post was last edited by dontium on 2015-1-23 13:23[/i]...
常见泽1 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2401  724  1088  139  406  49  15  22  3  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号