EEWORLDEEWORLDEEWORLD

Part Number

Search

PLL602-03HOI

Description
Low Phase Noise CMOS XO (48MHz to 100MHz)
File Size196KB,4 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PLL602-03HOI Overview

Low Phase Noise CMOS XO (48MHz to 100MHz)

PLL602-03
Low Phase Noise CMOS XO (48MHz to 100MHz)
FEATURES
Low phase noise XO output for the 48MHz to
100MHz range (-130 dBc at 10kHz offset).
12 to 25MHz crystal input.
Integrated crystal load capacitor: no external
load capacitor required.
Low jitter (RMS): 3ps period jitter (1 sigma).
Selectable High Drive (30mA) or Standard Drive
(10mA) output.
3.3V operation.
Available in 8-Pin TSSOP or SOIC.
PIN CONFIGURATION
CLK
VDD
OE^
XIN
1
2
3
4
8
7
6
5
GND
GND
N/C
XOUT
Note: ^ denotes internal pull up
OUTPUT RANGE
MULTIPLIER
X4
FREQUENCY
RANGE
48 - 100MHz
OUTPUT
BUFFER
CMOS
PLL602-03
DESCRIPTION
The PLL602-03 is a low cost, high performance and
low phase noise XO, providing less than -130dBc at
10kHz offset in the 48MHz to 100MHz operating
range. The very low jitter (3ps RMS period jitter)
makes this chip ideal for applications requiring clean
reference frequency sources. Input crystal can range
from 12 to 25MHz (fundamental resonant mode).
BLOCK DIAGRAM
VCO
Divider
Reference
Divider
Phase
Comparator
Charge
Pump
Loop
Filter
VCO
CLK
XIN
XOUT
XTAL
OSC
OE
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/03/04 Page 1
How to add a taskbar in windml?
Dear passers-by, I am trying to change the winDemo that comes with the system. There is a wwmTaskBarMenuAdd(). I want to add items in it. Experiments show that it can only be added in this column. I w...
ryg7 Embedded System
How to analyze and design active filters---Thank you very much! ! !
Hello, fellow electronics colleagues! I have never been able to fully master the design of analog filters with op amps, and I usually just use simulation tools. I would like to ask two questions: How ...
flyriz Analog electronics
FPGA Problem Discussion
Is it possible that some circuits inside the FPGA are broken, but it can still be configured successfully but not work properly after power-on? ? ?...
eeleader FPGA/CPLD
In IQmath, the functions long _IQint( _iq A) and _iq _IQfrac( _iq A) have problems
long _IQint( _iq A) and _iq _IQfrac( _iq A), when A is a negative number, the result is different from what is described in the manual. The following code, is there something wrong with the program I ...
hytz845 stm32/stm8
Can engineers share the software installation package?
Software requirements: IDE (IAR, KEIL, AC6), ST-Link driver, BM1 and BM2 development software packages, Blue-MS APP. Please help! ! ! [/color]:Cry:...
mym1059 MEMS sensors
I'm a novice, I wrote a pwm program, but I don't know where it went wrong, urgent
I just started to learn PWM, and I saw a lot of timer content. Due to time constraints, I didn't understand some parts. I wrote a program, but I don't know where I went wrong, or whether the steps are...
dahai1221 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1946  2879  174  1836  279  40  58  4  37  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号