MCM63F819KZP8.5 datasheet, PDF

Datasheet> All Categories > storage> MCM63F819KZP8.5

MCM63F819KZP8.5: Description256KX18 CACHE SRAM, 8.5ns, PBGA119, PLASTIC, BGA-119; Categorystorage; File Size397KB，20 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric View All

MCM63F819KZP8.5 Overview

256KX18 CACHE SRAM, 8.5ns, PBGA119, PLASTIC, BGA-119

MCM63F819KZP8.5 Parametric

Parameter Name	Attribute value
Maker	NXP
Parts packaging code	BGA
package instruction	BGA,
Contacts	119
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
Is Samacsys	N
Maximum access time	8.5 ns
Other features	FLOW-THROUGH ARCHITECTURE
JESD-30 code	R-PBGA-B119
length	22 mm
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	18
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX18
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	2.4 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

MOTOROLA

Freescale Semiconductor, Inc.

SEMICONDUCTOR TECHNICAL DATA

Order this document

by MCM63F737K/D

Advance Information

128K x 36 and 256K x 18 Bit

Flow–Through BurstRAM

Synchronous Fast Static RAM

The MCM63F737K and MCM63F819K are 4M–bit synchronous fast static

RAMs designed to provide a burstable, high performance, secondary cache. The

MCM63F737K (organized as 128K words by 36 bits) and the MCM63F819K

(organized as 256K words by 18 bits) integrate input registers, a 2–bit address

counter, and high speed SRAM onto a single monolithic circuit for reduced parts

count in cache data RAM applications. Synchronous design allows precise cycle

control with the use of an external clock (K).

Addresses (SA), data inputs (DQx), and all control signals except output

enable (G), sleep mode (ZZ), and linear burst order (LBO) are clock (K) controlled

through positive–edge–triggered noninverting registers.

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst

addresses can be generated internally by the MCM63F737K and MCM63F819K

(burst sequence operates in linear or interleaved mode dependent upon the state

of LBO) and controlled by the burst address advance (ADV) input pin.

Write cycles are internally self–timed and are initiated by the rising edge of the

clock (K) input. This feature eliminates complex off–chip write pulse generation

and provides increased timing flexibility for incoming signals.

Synchronous byte write (SBx), synchronous global write (SGW), and

synchronous write enable (SW) are provided to allow writes to either individual

bytes or to all bytes. The bytes are designated as “a”, “b”, etc. SBa controls DQa,

SBb controls DQb, etc. Individual bytes are written if the selected byte writes SBx

are asserted with SW. All bytes are written if either SGW is asserted or if all SBx

and SW are asserted.

For read cycles, a flow–through SRAM allows output data to simply flow freely

from the memory array.

The MCM63F737K and MCM63F819K operate from a 3.3 V core power supply

and all outputs operate on a 2.5 V or 3.3 V power supply. All inputs and outputs

are JEDEC standard JESD8–5 compatible.

•

MCM63F737K / MCM63F819K–8.5 = 8.5 ns Access

MCM63F737K / MCM63F819K–9 ns = 9 ns Access

MCM63F737K / MCM63F819K–11 ns = 11 ns Access

•

3.3 V +10%, –5% Core Power Supply, 2.5 V or 3.3 V I/O Supply

•

ADSP, ADSC, and ADV Burst Control Pins

•

Selectable Burst Sequencing Order (Linear/Interleaved)

•

Single–Cycle Deselect Timing

•

Internally Self–Timed Write Cycle

•

Byte Write and Global Write Control

•

Sleep Mode (ZZ)

•

JEDEC Standard 100–Pin TQFP and 119–Pin PBGA Packages

MCM63F737K

MCM63F819K

TQ PACKAGE

TQFP

CASE 983A–01

Freescale Semiconductor, Inc...

ZP PACKAGE

PBGA

CASE 999–02

This document contains information on a new product. Specifications and information herein are subject to change without notice.

10/1/99

Motorola, Inc. 1999

MOTOROLA FAST SRAM

For More Information On This Product,

Go to: www.freescale.com

MCM63F737K•MCM63F819K

Recommended Resources

LED display drive circuit a

ZVSCS PWM full bridge circuit limited bipolar control circuit power section

Intelligent charging system principle block diagram (TOP225Y)

DTMF seven-channel remote control (MK5087/TDA7010)

A digital power amplifier circuit

How to replace MOSFET with bipolar transistor: How to replace MOSFET with bipolar transistors Generally speaking, bipolar transistors cannot directly replace MOSFETs because of their different control characteristics. MOSFETs are voltage-controlle...; zbz0529 Power technology

Ultrasonic rangefinder example: ...; fish001 RF/Wirelessly

Solution to the problem of stm32 reading GPIOx_ODR: Excuse me 1: Since there is GPIOx_IDR, what is the purpose of reading GPIOx_ODR? 2: GPIOx is configured as input. What are the functions of setting GPIOx_ODR and reading GPIOx_IDR?3: GPIOx is configur...; summerglau stm32/stm8

Altium Designer 13 to gerber conversion problem: I was helping someone draw a board today and they asked me to convert it to a gerber file. After I converted it, why can't it be like the online tutorial? Why doesn't my file have a suffix? Please hel...; cawyai23 PCB Design

"Recommend Chinese Chip" + STC8 series: [i=s]This post was last edited by ddllxxrr on 2020-7-11 20:16[/i]Originally, there was no such thing as STC, but recently the company wanted to develop something at a very low cost. I checked online a...; ddllxxrr Domestic Chip Exchange

nios2 uart: The serial port can be sent and received, but it is all garbled.The code is roughly like this. stdin out and everything else are replaced with uart_0.int main(){ printf("hello world");}...; missforever FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components